| Message ID | 20240125130626.390850-6-krzysztof.kozlowski@linaro.org |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-kernel+bounces-38619-ouuuleilei=gmail.com@vger.kernel.org>
Delivered-To: ouuuleilei@gmail.com
Received: by 2002:a05:7300:2553:b0:103:945f:af90 with SMTP id
p19csp1626780dyi;
Thu, 25 Jan 2024 05:10:21 -0800 (PST)
X-Google-Smtp-Source:
AGHT+IHBZ5knv7NIfpvaax/65Z805KoVdK7Fz/r8xWemz+/kAlWN/XFD/2JBqlzr+gfRVBRz3mu8
X-Received: by 2002:a17:902:8487:b0:1d7:85d2:1ef7 with SMTP id
c7-20020a170902848700b001d785d21ef7mr656743plo.24.1706188221201;
Thu, 25 Jan 2024 05:10:21 -0800 (PST)
ARC-Seal: i=2; a=rsa-sha256; t=1706188221; cv=pass;
d=google.com; s=arc-20160816;
b=L021G7YMfihaW+VIqATthrPx6xRKR+Rtc9UWGHchZ8JbItcTH79y2sdEjAYFDj9IE1
IyGtRkE/mkxnwMdS8VirnsYe9gR9t/G/xrawthol04h5J+egBiyt26zOiQy8m0dj1HR1
Lwk1Fz4GzrBTtORyg23lr1St9EwzHNUkw/qGCXlNQTMuuy4lMiNYOM+fyFzGbX/FpZ02
cZWuZzf0zOQg3dHtFMMvne/qna1H/cLjGUIVduXSWSrz5kj8pTvQvmC5Pa5lH0ZzYrxd
UNS93BC5Yj2WnEidJCix0S7VG3hqcWuvF9KB2WNpyW+TeRj6HxuQMUMyNTI7br+/HZRb
7Hyw==
ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20160816;
h=content-transfer-encoding:mime-version:list-unsubscribe
:list-subscribe:list-id:precedence:references:in-reply-to:message-id
:date:subject:cc:to:from:dkim-signature;
bh=Hz4UOUwLaTrVZVjKRBIuuQV1CZ1n1JSNcVoZKpZXtzg=;
fh=y7aDl440HjCFeyzYS6CoRxMf7OrdXCqr8Sme8LrT7/s=;
b=oUyRGXFl0hS+YfWOQy/9p+iltZ9BkPHj2Sz4W+aCkyINcZjY9/rGwlU5Pzy2gcAht/
rUTpOcuGn2VYpo1LXc6WbVGIaoT/DYJ0P+oFR+abpZxtR+knDjWB4Y1ecprDJcYf9Ic3
TYXqoOy+Oexf/7Lh4VFO9Ley6aINRcViNNMLQFKql675Z+vKDZSxDOzF5i3K6POkwkrl
c5d1Pw5HtCg0sv0dVPoKD5/0Rv3tZGPG98WesEQsrXLroKuLbPNMqWvKVBOMh2D+p5j0
/pKOK5yuenKd+NUt2Y+oDTMRQl0hOVB1Fg+60cGSg4Ns+4oTDPjLm17Xx4frqdqjw4gC
KKbA==
ARC-Authentication-Results: i=2; mx.google.com;
dkim=pass header.i=@linaro.org header.s=google header.b=Ksk4o+Cd;
arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass
dkdomain=linaro.org dmarc=pass fromdomain=linaro.org);
spf=pass (google.com: domain of
linux-kernel+bounces-38619-ouuuleilei=gmail.com@vger.kernel.org designates
2604:1380:45e3:2400::1 as permitted sender)
smtp.mailfrom="linux-kernel+bounces-38619-ouuuleilei=gmail.com@vger.kernel.org";
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org.
[2604:1380:45e3:2400::1])
by mx.google.com with ESMTPS id
a16-20020a170902b59000b001d71ef5d315si11328794pls.339.2024.01.25.05.10.21
for <ouuuleilei@gmail.com>
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Thu, 25 Jan 2024 05:10:21 -0800 (PST)
Received-SPF: pass (google.com: domain of
linux-kernel+bounces-38619-ouuuleilei=gmail.com@vger.kernel.org designates
2604:1380:45e3:2400::1 as permitted sender) client-ip=2604:1380:45e3:2400::1;
Authentication-Results: mx.google.com;
dkim=pass header.i=@linaro.org header.s=google header.b=Ksk4o+Cd;
arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass
dkdomain=linaro.org dmarc=pass fromdomain=linaro.org);
spf=pass (google.com: domain of
linux-kernel+bounces-38619-ouuuleilei=gmail.com@vger.kernel.org designates
2604:1380:45e3:2400::1 as permitted sender)
smtp.mailfrom="linux-kernel+bounces-38619-ouuuleilei=gmail.com@vger.kernel.org";
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org
[52.25.139.140])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by sv.mirrors.kernel.org (Postfix) with ESMTPS id 40B492872E1
for <ouuuleilei@gmail.com>; Thu, 25 Jan 2024 13:08:53 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
by smtp.subspace.kernel.org (Postfix) with ESMTP id 1CF795822B;
Thu, 25 Jan 2024 13:06:48 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org
header.b="Ksk4o+Cd"
Received: from mail-ed1-f47.google.com (mail-ed1-f47.google.com
[209.85.208.47])
(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id 51BD556B6B
for <linux-kernel@vger.kernel.org>; Thu, 25 Jan 2024 13:06:43 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=209.85.208.47
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1706188005; cv=none;
b=Ttbl+ZoFZkLkF3dQuHtI36CUuT8Lr9eHob1LbT6m0xijqiM5c0iGB0woJZtC38wPCLCPIvqPem7xaoiIMXhuRDvC23LuMmuvLXFvoHfIK5xQ2/1T6p+CHk2w4IxfqZTGJXu6hNu+FMWq//VUC1mCqI+uQpICr/Pe3HJtfnp0p0g=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1706188005; c=relaxed/simple;
bh=Vm8FYWkCbiN6pEEwfgqVnqgx6X6dabUYF1SQcOeQgi4=;
h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:
MIME-Version;
b=K8DCGpWCBpzM8Vd2nPZR2AHSlAUCJxa1T7l+2GD1hcDl+Yi5Ja0GsHmjDHmqFMHeii661jgkER7w5xNWRcxRvFBiRFpFE2IE31EUoNb3CUhVwCYKOSMaMVH3dj+bM0C6u+tXKsgVhIS8KS7XtHgbDtmMo56T7JY12rn3nO9ecog=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=linaro.org;
spf=pass smtp.mailfrom=linaro.org;
dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org
header.b=Ksk4o+Cd; arc=none smtp.client-ip=209.85.208.47
Authentication-Results: smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=linaro.org
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=linaro.org
Received: by mail-ed1-f47.google.com with SMTP id
4fb4d7f45d1cf-55a8fd60af0so6221681a12.1
for <linux-kernel@vger.kernel.org>;
Thu, 25 Jan 2024 05:06:42 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=linaro.org; s=google; t=1706188001; x=1706792801;
darn=vger.kernel.org;
h=content-transfer-encoding:mime-version:references:in-reply-to
:message-id:date:subject:cc:to:from:from:to:cc:subject:date
:message-id:reply-to;
bh=Hz4UOUwLaTrVZVjKRBIuuQV1CZ1n1JSNcVoZKpZXtzg=;
b=Ksk4o+CdSuwqgXZZ1vMSQQhoXKBocWFevZyu4NuT9i3uFKhB5ZquGNzcHPZMjuTfW7
UepuOrSB+CKGVq/Lg6tb2Jq22em++JBoBQrxUqWKF96MB8H/bp1T9iB7CCWd6TBq33cP
Rqz3Y+Dn+ySFKmNKR5axj7BB/pXlkdRvPX5jdrjH2VcCsvwNihDtxS0zRH0ty7HlRpPX
Obqk9BnOcmA2WM1fInPh/ANB0u2bYGUr5c+9+UCZ/bJYAZHnoVHmdKH3q/NcYevxso+a
y1TXk3BSUUQWvR2pjBFZqvTbZF7zqLwo8zUb/na514yY0GolgvoCcRrSW2CTJY6z7NoI
0NyQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=1e100.net; s=20230601; t=1706188001; x=1706792801;
h=content-transfer-encoding:mime-version:references:in-reply-to
:message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
:subject:date:message-id:reply-to;
bh=Hz4UOUwLaTrVZVjKRBIuuQV1CZ1n1JSNcVoZKpZXtzg=;
b=QyE5MBFvD17Pa/a1GRxF8s3auAUoBBxnVEzQOtbJMyt2job83IUsI9hP/AmChogQMY
cc4rVBgeCHki88qUo4eZdV+fyD/km7A5C0PLe575dzUZGQO7KIFHBVhcWA8r078NMx7q
9aX7gOX94/OLx9y39rPNAy/Rtvz9bhR9Au/E9G+GhIQhbyHjyrXhX3449P4+oxGFNAZz
EIHoUKCmv3G6xTmVATY7YfYpJvBwRMlVM6l6jkZVQHMbhmx8bKuJnw1Ty/QjXsSLYRVy
Z9+oCa87hazB6uF1ix8Ub5WMYb45ejIbb9Kfj6w+S+wA4M3LTO3aGWKpIEJZgXxYZYhS
BDuA==
X-Gm-Message-State: AOJu0YzMRsA29sf9XrFNYu1QRO4DAkRJiBZTmm3iXlt2DINEc/2Mtj/0
igOqBZbLCsIeMERzzlU9lBCpoucc1P8NaZnw4rQjw6q563WHltaJr+r1jmYhIG0=
X-Received: by 2002:a50:99de:0:b0:55c:fd62:18a4 with SMTP id
n30-20020a5099de000000b0055cfd6218a4mr283034edb.82.1706188001502;
Thu, 25 Jan 2024 05:06:41 -0800 (PST)
Received: from krzk-bin.. ([178.197.215.66])
by smtp.gmail.com with ESMTPSA id
ig1-20020a056402458100b0055ca5ce62ddsm1873315edb.12.2024.01.25.05.06.39
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Thu, 25 Jan 2024 05:06:40 -0800 (PST)
From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konrad.dybcio@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Conor Dooley <conor+dt@kernel.org>,
linux-arm-msm@vger.kernel.org,
devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Cc: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Subject: [PATCH 6/6] arm64: dts: qcom: sm8650: describe all PCI MSI interrupts
Date: Thu, 25 Jan 2024 14:06:26 +0100
Message-Id: <20240125130626.390850-6-krzysztof.kozlowski@linaro.org>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20240125130626.390850-1-krzysztof.kozlowski@linaro.org>
References: <20240125130626.390850-1-krzysztof.kozlowski@linaro.org>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-getmail-retrieved-from-mailbox: INBOX
X-GMAIL-THRID: 1789068020165963639
X-GMAIL-MSGID: 1789068020165963639
|
| Series |
[1/6] arm64: dts: qcom: sm8150: describe all PCI MSI interrupts
|
|
Commit Message
Krzysztof Kozlowski
Jan. 25, 2024, 1:06 p.m. UTC
Each group of MSI interrupts is mapped to the separate host interrupt.
Describe each of interrupts in the device tree for PCIe hosts. Not
tested on hardware.
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
---
arch/arm64/boot/dts/qcom/sm8650.dtsi | 24 ++++++++++++++++++++----
1 file changed, 20 insertions(+), 4 deletions(-)
Comments
On Thu, 25 Jan 2024 at 15:08, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: > > Each group of MSI interrupts is mapped to the separate host interrupt. > Describe each of interrupts in the device tree for PCIe hosts. Not > tested on hardware. > > Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > --- > arch/arm64/boot/dts/qcom/sm8650.dtsi | 24 ++++++++++++++++++++---- > 1 file changed, 20 insertions(+), 4 deletions(-) > Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
On 25/01/2024 14:06, Krzysztof Kozlowski wrote: > Each group of MSI interrupts is mapped to the separate host interrupt. > Describe each of interrupts in the device tree for PCIe hosts. Not > tested on hardware. > > Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > --- > arch/arm64/boot/dts/qcom/sm8650.dtsi | 24 ++++++++++++++++++++---- > 1 file changed, 20 insertions(+), 4 deletions(-) > > diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qcom/sm8650.dtsi > index 2df77123a8c7..9fc4f3e37a8c 100644 > --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi > +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi > @@ -2213,8 +2213,16 @@ pcie0: pci@1c00000 { > <0 0x60100000 0 0x100000>; > reg-names = "parf", "dbi", "elbi", "atu", "config"; > > - interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>; > - interrupt-names = "msi"; > + interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>; > + interrupt-names = "msi0", "msi1", "msi2", "msi3", > + "msi4", "msi5", "msi6", "msi7"; > > clocks = <&gcc GCC_PCIE_0_AUX_CLK>, > <&gcc GCC_PCIE_0_CFG_AHB_CLK>, > @@ -2317,8 +2325,16 @@ pcie1: pci@1c08000 { > "atu", > "config"; > > - interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>; > - interrupt-names = "msi"; > + interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>; > + interrupt-names = "msi0", "msi1", "msi2", "msi3", > + "msi4", "msi5", "msi6", "msi7"; > > clocks = <&gcc GCC_PCIE_1_AUX_CLK>, > <&gcc GCC_PCIE_1_CFG_AHB_CLK>, 175: 4 0 0 0 0 0 0 0 PCI-MSI 524288 Edge bhi 176: 5 0 0 0 0 0 0 0 PCI-MSI 524289 Edge mhi 177: 34 0 0 0 0 0 0 0 PCI-MSI 524290 Edge mhi 178: 3 0 0 0 0 0 0 0 PCI-MSI 524291 Edge ce0 179: 2 0 0 0 0 0 0 0 PCI-MSI 524292 Edge ce1 180: 42 0 0 0 0 0 0 0 PCI-MSI 524293 Edge ce2 181: 29 0 0 0 0 0 0 0 PCI-MSI 524294 Edge ce3 182: 0 0 0 0 0 0 0 0 PCI-MSI 524295 Edge ce5 183: 0 0 0 0 0 0 0 0 PCI-MSI 524296 Edge DP_EXT_IRQ 184: 0 0 0 0 0 0 0 0 PCI-MSI 524297 Edge DP_EXT_IRQ 185: 0 0 0 0 0 0 0 0 PCI-MSI 524298 Edge DP_EXT_IRQ 186: 0 0 0 0 0 0 0 0 PCI-MSI 524299 Edge DP_EXT_IRQ 187: 0 0 0 0 0 0 0 0 PCI-MSI 524300 Edge DP_EXT_IRQ 188: 0 0 0 0 0 0 0 0 PCI-MSI 524301 Edge DP_EXT_IRQ 189: 0 0 0 0 0 0 0 0 PCI-MSI 524302 Edge DP_EXT_IRQ Tested-by: Neil Armstrong <neil.armstrong@linaro.org> # on SM8650-QRD
diff --git a/arch/arm64/boot/dts/qcom/sm8650.dtsi b/arch/arm64/boot/dts/qcom/sm8650.dtsi index 2df77123a8c7..9fc4f3e37a8c 100644 --- a/arch/arm64/boot/dts/qcom/sm8650.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8650.dtsi @@ -2213,8 +2213,16 @@ pcie0: pci@1c00000 { <0 0x60100000 0 0x100000>; reg-names = "parf", "dbi", "elbi", "atu", "config"; - interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>; - interrupt-names = "msi"; + interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "msi0", "msi1", "msi2", "msi3", + "msi4", "msi5", "msi6", "msi7"; clocks = <&gcc GCC_PCIE_0_AUX_CLK>, <&gcc GCC_PCIE_0_CFG_AHB_CLK>, @@ -2317,8 +2325,16 @@ pcie1: pci@1c08000 { "atu", "config"; - interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>; - interrupt-names = "msi"; + interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "msi0", "msi1", "msi2", "msi3", + "msi4", "msi5", "msi6", "msi7"; clocks = <&gcc GCC_PCIE_1_AUX_CLK>, <&gcc GCC_PCIE_1_CFG_AHB_CLK>,