| Message ID | 20240125130626.390850-5-krzysztof.kozlowski@linaro.org |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-kernel+bounces-38618-ouuuleilei=gmail.com@vger.kernel.org>
Delivered-To: ouuuleilei@gmail.com
Received: by 2002:a05:7300:2553:b0:103:945f:af90 with SMTP id
p19csp1626649dyi;
Thu, 25 Jan 2024 05:10:11 -0800 (PST)
X-Google-Smtp-Source:
AGHT+IHAEO111QVF0+JniQ/0YonL/SKPukltvYORsMJL9NpixWVinclW+fJYxZraLBM1JDWwwfcf
X-Received: by 2002:a05:6358:3122:b0:175:78b3:b355 with SMTP id
c34-20020a056358312200b0017578b3b355mr940906rwe.51.1706188211057;
Thu, 25 Jan 2024 05:10:11 -0800 (PST)
ARC-Seal: i=2; a=rsa-sha256; t=1706188211; cv=pass;
d=google.com; s=arc-20160816;
b=FBwsSgiEW+foaplXgn1FIeVlnxz6oW5cIWtyMKFgJXnDMGNKTWSmXrlHilfalxSHWv
/eRampStxU9TLMOfUN9MTM31MHN4c3+R45PzC5OMlTXsm1qRZApvWQVmUhS8aagAr4T3
Tdw6kHld29hGOo66HuFvWNbbOztFGxpPsT1dEdt+IK8gs2dAtEhxMHOWhuaLzGrSauSd
eSCgI12yae3Evf9FH+NCjoZrAYwmU8pYMgPfiQbhGX20S2Fw4e1Cbqv4lwg9/HxFgZ4k
5OAyrHbRVgJ8RVlxXbP8N92PE7+pnPXw/PCvOWx0SSyH+jsIkCzWNvoEazyQSrM2n7yN
34YQ==
ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20160816;
h=content-transfer-encoding:mime-version:list-unsubscribe
:list-subscribe:list-id:precedence:references:in-reply-to:message-id
:date:subject:cc:to:from:dkim-signature;
bh=fg8gFt45fS4TDeXPLD804quwOBK0D43uZtoHVR0hKM4=;
fh=y7aDl440HjCFeyzYS6CoRxMf7OrdXCqr8Sme8LrT7/s=;
b=hgCjwgApd9FzmAJacL42+jboStyfwL0e3hC2FqqmNyxPE3SIdMyyBo3DVLN0hR05WS
5ziDjOlb1epFY4c03NWV86bk/dbZKG6yXi5xrbJ/BHflEu3whxLQiHgYLX60VZiGbraY
xdVua71SvaU1Idevw6MlKEiXY/b5m5FDImbMjF45KNTFHcyim/wPg9qGLhBJzolRvi9h
ypbc5tAJJGWoBrnZVRKcDDStRNE2xni3XMN7hBJNQpLQHfKEqJRlXKeqggjaWbsoSaxD
ydJ23G9kXLbSTHNIUVh/Rr6aglxF8Un1tlLrd7ycDpJIaL5M1lSiaXMnQnIkBcwsXzwI
VYLw==
ARC-Authentication-Results: i=2; mx.google.com;
dkim=pass header.i=@linaro.org header.s=google header.b=hB6+OKT7;
arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass
dkdomain=linaro.org dmarc=pass fromdomain=linaro.org);
spf=pass (google.com: domain of
linux-kernel+bounces-38618-ouuuleilei=gmail.com@vger.kernel.org designates
139.178.88.99 as permitted sender)
smtp.mailfrom="linux-kernel+bounces-38618-ouuuleilei=gmail.com@vger.kernel.org";
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99])
by mx.google.com with ESMTPS id
w190-20020a6382c7000000b005d6787271aesi944611pgd.237.2024.01.25.05.10.10
for <ouuuleilei@gmail.com>
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Thu, 25 Jan 2024 05:10:11 -0800 (PST)
Received-SPF: pass (google.com: domain of
linux-kernel+bounces-38618-ouuuleilei=gmail.com@vger.kernel.org designates
139.178.88.99 as permitted sender) client-ip=139.178.88.99;
Authentication-Results: mx.google.com;
dkim=pass header.i=@linaro.org header.s=google header.b=hB6+OKT7;
arc=pass (i=1 spf=pass spfdomain=linaro.org dkim=pass
dkdomain=linaro.org dmarc=pass fromdomain=linaro.org);
spf=pass (google.com: domain of
linux-kernel+bounces-38618-ouuuleilei=gmail.com@vger.kernel.org designates
139.178.88.99 as permitted sender)
smtp.mailfrom="linux-kernel+bounces-38618-ouuuleilei=gmail.com@vger.kernel.org";
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org
Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org
[52.25.139.140])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by sv.mirrors.kernel.org (Postfix) with ESMTPS id 63C97292C9D
for <ouuuleilei@gmail.com>; Thu, 25 Jan 2024 13:08:40 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
by smtp.subspace.kernel.org (Postfix) with ESMTP id A3B3D5812A;
Thu, 25 Jan 2024 13:06:45 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org
header.b="hB6+OKT7"
Received: from mail-ed1-f50.google.com (mail-ed1-f50.google.com
[209.85.208.50])
(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id 4222255793
for <linux-kernel@vger.kernel.org>; Thu, 25 Jan 2024 13:06:41 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=209.85.208.50
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1706188002; cv=none;
b=NbAn0th2zl9Ep37tARX/3bEpku1MKD5IzZ/xHur/E8l0k2vFuWrL/GVx+9ARoFrr5jlElIGsN4f5JdA5eNinPErBfNxzICXkiLWjTA7f/+llo2WXsi50taKhD/hD3jpy+noJ14A8PLEQKYgqVmrJGT+vEe2cMtZCGWTZfXw3xN4=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1706188002; c=relaxed/simple;
bh=evYnu3QuudYg3vSYFXFPI9JOdAXgqDFA+MTb5aqHvxk=;
h=From:To:Cc:Subject:Date:Message-Id:In-Reply-To:References:
MIME-Version;
b=f7+nbRmdrW83sBeWM8Am9kaD9l46PPICb4lKgqbcsd5/c+Ri+Afg7GaXpNLMpRknfnUvcz772axPhbPLOYwTj3zQEtVaKU22jf75mYIRnVksPuJgtPGWShH8sZSFeOwIQ3kEadtyba6UgZMY8/rQuPL+sv/A7J3hB1Mmt37gSXA=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=linaro.org;
spf=pass smtp.mailfrom=linaro.org;
dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org
header.b=hB6+OKT7; arc=none smtp.client-ip=209.85.208.50
Authentication-Results: smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=linaro.org
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=linaro.org
Received: by mail-ed1-f50.google.com with SMTP id
4fb4d7f45d1cf-55a354a65afso5917024a12.0
for <linux-kernel@vger.kernel.org>;
Thu, 25 Jan 2024 05:06:41 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=linaro.org; s=google; t=1706187999; x=1706792799;
darn=vger.kernel.org;
h=content-transfer-encoding:mime-version:references:in-reply-to
:message-id:date:subject:cc:to:from:from:to:cc:subject:date
:message-id:reply-to;
bh=fg8gFt45fS4TDeXPLD804quwOBK0D43uZtoHVR0hKM4=;
b=hB6+OKT7OHKHJm1LETvtn21l4taq9/meJxSsVlDoqaNrngN3fBcknCh4SxEXiexHVo
tJ81cP59BJaXZeKdI6Fet84TtnXpXCt+HVEUkJIJEt/LJdPfaew5RdXBTvAe7MJM32Xq
rTHNCOHvckp0+ubMn4bkKH96Z/1SwZerrjXYWmZ/uVU3TxKSWqSeCgAGrxALiYXn0inj
jSgUCxHkXcazRTLDSQsvXLqVVf3mVI5q/37/q9uPYsnjzQ+dQBfzfTHQsU7TqeqGM6EO
iBrp2zsJDBiEYkwUSuYbnmcIHPuCCZjPfOIAxe9q6NdI+C8L985/C6MS5nK52Sp7QZUF
o4MQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
d=1e100.net; s=20230601; t=1706187999; x=1706792799;
h=content-transfer-encoding:mime-version:references:in-reply-to
:message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
:subject:date:message-id:reply-to;
bh=fg8gFt45fS4TDeXPLD804quwOBK0D43uZtoHVR0hKM4=;
b=IB8rPcxCv89xGLduXBpdEq6mz1AuYXPN3FzF8exDCoFjBeOCqnLcvXSOWUV6VUwYVv
15gdjLZ62iFeJ3xYOTsLvqrSTYGIIHduA6/wyacHw1uXSQYGzAS+F987EULD7XDmIcJ7
OsAAAP3wVVT+/LhjQlr3qisway10uC/js0h212sQuL1SewKJ2sAQnDJSf8+w6yALUgXh
Ia0bLefRACBtjvQ1F1uTV7GH4oCCAqFj44UgzM2ZaMwOKZovDFk4NstcgYgPwx7YNA0U
tknLQ3doNe+VtGZ1bsbQZSTvvUDAn40icV1vUDR2v5TQdRnNjn43rBI+RAgsV7vCKEIR
nbIA==
X-Gm-Message-State: AOJu0YxY+Cp1WbS917CE5PdIScn2Ecn1EC4DrJ/A3PuhmAuFbDgKeFj7
oAEjXH01oC3PGqqVkRC2x1vzNQ1zO7EtQA8YXnN6EsciMGvLn4sRVQh+Ysgyc3o=
X-Received: by 2002:a05:6402:310a:b0:55c:7aff:b456 with SMTP id
dc10-20020a056402310a00b0055c7affb456mr614343edb.17.1706187999636;
Thu, 25 Jan 2024 05:06:39 -0800 (PST)
Received: from krzk-bin.. ([178.197.215.66])
by smtp.gmail.com with ESMTPSA id
ig1-20020a056402458100b0055ca5ce62ddsm1873315edb.12.2024.01.25.05.06.38
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Thu, 25 Jan 2024 05:06:38 -0800 (PST)
From: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
To: Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio <konrad.dybcio@linaro.org>,
Rob Herring <robh+dt@kernel.org>,
Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>,
Conor Dooley <conor+dt@kernel.org>,
linux-arm-msm@vger.kernel.org,
devicetree@vger.kernel.org,
linux-kernel@vger.kernel.org
Cc: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Subject: [PATCH 5/6] arm64: dts: qcom: sm8550: describe all PCI MSI interrupts
Date: Thu, 25 Jan 2024 14:06:25 +0100
Message-Id: <20240125130626.390850-5-krzysztof.kozlowski@linaro.org>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20240125130626.390850-1-krzysztof.kozlowski@linaro.org>
References: <20240125130626.390850-1-krzysztof.kozlowski@linaro.org>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-getmail-retrieved-from-mailbox: INBOX
X-GMAIL-THRID: 1789068009363918236
X-GMAIL-MSGID: 1789068009363918236
|
| Series |
[1/6] arm64: dts: qcom: sm8150: describe all PCI MSI interrupts
|
|
Commit Message
Krzysztof Kozlowski
Jan. 25, 2024, 1:06 p.m. UTC
Each group of MSI interrupts is mapped to the separate host interrupt.
Describe each of interrupts in the device tree for PCIe hosts. Only
boot tested on hardware.
Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
---
arch/arm64/boot/dts/qcom/sm8550.dtsi | 24 ++++++++++++++++++++----
1 file changed, 20 insertions(+), 4 deletions(-)
Comments
On Thu, 25 Jan 2024 at 15:08, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> wrote: > > Each group of MSI interrupts is mapped to the separate host interrupt. > Describe each of interrupts in the device tree for PCIe hosts. Only > boot tested on hardware. > > Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > --- > arch/arm64/boot/dts/qcom/sm8550.dtsi | 24 ++++++++++++++++++++---- > 1 file changed, 20 insertions(+), 4 deletions(-) > Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
On 25/01/2024 14:06, Krzysztof Kozlowski wrote: > Each group of MSI interrupts is mapped to the separate host interrupt. > Describe each of interrupts in the device tree for PCIe hosts. Only > boot tested on hardware. > > Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > --- > arch/arm64/boot/dts/qcom/sm8550.dtsi | 24 ++++++++++++++++++++---- > 1 file changed, 20 insertions(+), 4 deletions(-) > > diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi > index ee1ba5a8c8fc..80e31fb21055 100644 > --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi > +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi > @@ -1713,8 +1713,16 @@ pcie0: pcie@1c00000 { > linux,pci-domain = <0>; > num-lanes = <2>; > > - interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>; > - interrupt-names = "msi"; > + interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>; > + interrupt-names = "msi0", "msi1", "msi2", "msi3", > + "msi4", "msi5", "msi6", "msi7"; > > #interrupt-cells = <1>; > interrupt-map-mask = <0 0 0 0x7>; > @@ -1804,8 +1812,16 @@ pcie1: pcie@1c08000 { > linux,pci-domain = <1>; > num-lanes = <2>; > > - interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>; > - interrupt-names = "msi"; > + interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH>, > + <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>; > + interrupt-names = "msi0", "msi1", "msi2", "msi3", > + "msi4", "msi5", "msi6", "msi7"; > > #interrupt-cells = <1>; > interrupt-map-mask = <0 0 0 0x7>; 230: 22 0 0 0 0 0 0 0 PCI-MSI 134742016 Edge nvme0q0 232: 0 0 0 0 0 0 0 0 PCI-MSI 134742017 Edge nvme0q1 233: 1 0 0 0 0 0 0 0 PCI-MSI 134742018 Edge nvme0q2 234: 0 0 0 0 0 0 0 0 PCI-MSI 134742019 Edge nvme0q3 235: 1 0 0 0 0 0 0 0 PCI-MSI 134742020 Edge nvme0q4 236: 1 0 0 0 0 0 0 0 PCI-MSI 134742021 Edge nvme0q5 237: 23 0 0 0 0 0 0 0 PCI-MSI 134742022 Edge nvme0q6 238: 18 0 0 0 0 0 0 0 PCI-MSI 134742023 Edge nvme0q7 239: 0 0 0 0 0 0 0 0 PCI-MSI 134742024 Edge nvme0q8 258: 4 0 0 0 0 0 0 0 PCI-MSI 524288 Edge bhi 259: 5 0 0 0 0 0 0 0 PCI-MSI 524289 Edge mhi 260: 33 0 0 0 0 0 0 0 PCI-MSI 524290 Edge mhi 261: 3 0 0 0 0 0 0 0 PCI-MSI 524291 Edge ce0 262: 2 0 0 0 0 0 0 0 PCI-MSI 524292 Edge ce1 263: 41 0 0 0 0 0 0 0 PCI-MSI 524293 Edge ce2 264: 28 0 0 0 0 0 0 0 PCI-MSI 524294 Edge ce3 265: 0 0 0 0 0 0 0 0 PCI-MSI 524295 Edge ce5 266: 0 0 0 0 0 0 0 0 PCI-MSI 524296 Edge DP_EXT_IRQ 267: 0 0 0 0 0 0 0 0 PCI-MSI 524297 Edge DP_EXT_IRQ 268: 0 0 0 0 0 0 0 0 PCI-MSI 524298 Edge DP_EXT_IRQ 269: 0 0 0 0 0 0 0 0 PCI-MSI 524299 Edge DP_EXT_IRQ 270: 0 0 0 0 0 0 0 0 PCI-MSI 524300 Edge DP_EXT_IRQ 271: 0 0 0 0 0 0 0 0 PCI-MSI 524301 Edge DP_EXT_IRQ 272: 0 0 0 0 0 0 0 0 PCI-MSI 524302 Edge DP_EXT_IRQ Tested-by: Neil Armstrong <neil.armstrong@linaro.org> # on SM8550-HDK 235: 4 0 0 0 0 0 0 0 PCI-MSI 524288 Edge bhi 236: 5 0 0 0 0 0 0 0 PCI-MSI 524289 Edge mhi 237: 33 0 0 0 0 0 0 0 PCI-MSI 524290 Edge mhi 238: 3 0 0 0 0 0 0 0 PCI-MSI 524291 Edge ce0 239: 2 0 0 0 0 0 0 0 PCI-MSI 524292 Edge ce1 240: 40 0 0 0 0 0 0 0 PCI-MSI 524293 Edge ce2 241: 29 0 0 0 0 0 0 0 PCI-MSI 524294 Edge ce3 242: 0 0 0 0 0 0 0 0 PCI-MSI 524295 Edge ce5 243: 0 0 0 0 0 0 0 0 PCI-MSI 524296 Edge DP_EXT_IRQ 244: 0 0 0 0 0 0 0 0 PCI-MSI 524297 Edge DP_EXT_IRQ 245: 0 0 0 0 0 0 0 0 PCI-MSI 524298 Edge DP_EXT_IRQ 246: 0 0 0 0 0 0 0 0 PCI-MSI 524299 Edge DP_EXT_IRQ 247: 0 0 0 0 0 0 0 0 PCI-MSI 524300 Edge DP_EXT_IRQ 248: 0 0 0 0 0 0 0 0 PCI-MSI 524301 Edge DP_EXT_IRQ 249: 0 0 0 0 0 0 0 0 PCI-MSI 524302 Edge DP_EXT_IRQ Tested-by: Neil Armstrong <neil.armstrong@linaro.org> # on SM8550-QRD
diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi index ee1ba5a8c8fc..80e31fb21055 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -1713,8 +1713,16 @@ pcie0: pcie@1c00000 { linux,pci-domain = <0>; num-lanes = <2>; - interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>; - interrupt-names = "msi"; + interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 144 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 145 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 146 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 148 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "msi0", "msi1", "msi2", "msi3", + "msi4", "msi5", "msi6", "msi7"; #interrupt-cells = <1>; interrupt-map-mask = <0 0 0 0x7>; @@ -1804,8 +1812,16 @@ pcie1: pcie@1c08000 { linux,pci-domain = <1>; num-lanes = <2>; - interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>; - interrupt-names = "msi"; + interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 375 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "msi0", "msi1", "msi2", "msi3", + "msi4", "msi5", "msi6", "msi7"; #interrupt-cells = <1>; interrupt-map-mask = <0 0 0 0x7>;