Message ID | 20240124122936.816142-1-s-vadapalli@ti.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-36980-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:2553:b0:103:945f:af90 with SMTP id p19csp953761dyi; Wed, 24 Jan 2024 04:30:30 -0800 (PST) X-Google-Smtp-Source: AGHT+IGrs7wVHFOaF3rGc8W1cvWFYpcpDK1+HmLl5UDLmR3ZOfJ/vJmKfbX6cQ+dLfVFAGgNdhR4 X-Received: by 2002:a19:9107:0:b0:50e:76d1:f02b with SMTP id t7-20020a199107000000b0050e76d1f02bmr3261179lfd.39.1706099429919; Wed, 24 Jan 2024 04:30:29 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1706099429; cv=pass; d=google.com; s=arc-20160816; b=0iGXK6/HjERTN0uMW21P8jmbn6sknVY7p84eJA+q9XYgWxM+avaEml0VKzTBw/9qeY 6wn11a+2fIP0IESyv1OqxM/rcMalgjTrVoJnWMVbU8MY8Mg9cFLJYfKe4Kk6OwDCVevs u3Ze+emFNT5v7f689FlmHanwNfCLqFGP80+HTfhQHd0CaDJUZf8M3Le0QVr9PRvV20ky KoLs9oFFuzu7rHFJjhTynq/MuHrK0Qoe+p6rK9hnaZ+leQYmdVFTlTY8U5QhA4CFdWie ObswhTulsGvsBRMRi/zQZV3TswMBfBgQpFWU+YVF1uQgVcUpHgiahqAXSmFsXdo4ZUC7 mOBg== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=jF9L84KMv0wHb4XbV69aBeG5tl9iTIPpMYjJbs4VL3k=; fh=1tSud9VoLT0v/ChNP3lwxus1msGB94U+kParf/F3Rds=; b=glzSqkRfzcnoLtYEXRYUSdYZn+/owuaPkZCGH6X0MNp2Icr6Lz+IZuyl9J887/U25J jpWyV9jwk9rgU57W0RzQxUXZilYZhZOHtLiTOrpJguC6udmu9MThmJ/2FB7kQE4CknvH xNCeTQ9L31qjupoTL/4zNHGx7k/oSf1GCe3yuOd7VF65Cyqa7tTNa6ojYwjRLF1/PjBa 0N/Wq/xPSufaEeM4QmYrEgiOmOWYNddUpTNVH7y0AWY7b8Ai0puDsYr0nSQPtZtvXbr2 7jIO/bHLjlg3vXHxYfdjoQjoStsevb+jkaBPopzUoEKHrHYrNHGjKRiA/r4uZ67hPKXW BOug== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=GrrzSW06; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-36980-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-36980-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from am.mirrors.kernel.org (am.mirrors.kernel.org. [147.75.80.249]) by mx.google.com with ESMTPS id j19-20020a170906255300b00a313b1e6825si232980ejb.419.2024.01.24.04.30.29 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 24 Jan 2024 04:30:29 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-36980-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) client-ip=147.75.80.249; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=GrrzSW06; arc=pass (i=1 spf=pass spfdomain=ti.com dkim=pass dkdomain=ti.com dmarc=pass fromdomain=ti.com); spf=pass (google.com: domain of linux-kernel+bounces-36980-ouuuleilei=gmail.com@vger.kernel.org designates 147.75.80.249 as permitted sender) smtp.mailfrom="linux-kernel+bounces-36980-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by am.mirrors.kernel.org (Postfix) with ESMTPS id 87D681F2CBA4 for <ouuuleilei@gmail.com>; Wed, 24 Jan 2024 12:30:29 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 926521FB2; Wed, 24 Jan 2024 12:30:12 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b="GrrzSW06" Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id CF00D633EA; Wed, 24 Jan 2024 12:30:07 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=198.47.19.141 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706099409; cv=none; b=OrEUwKsy/OHviPn79WeIWEPbuPeuDdj2RuAZVjUj0AjoT8fbzfw9yMZZz2m1vEk2LbPCAzvdmcQL0VPq2jaU8DeUfjcdM/S9/PnCKXpeeyaMTt9AzemXaEgxHLZTaFus8gmjndW2VuRVFN4SKkGJD9Mo7K4DhXiX93MOR3+0FwU= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1706099409; c=relaxed/simple; bh=jTWOxO1XAaoksmE8rhYXp3rHaYDWjO/isGrkm2WxrRY=; h=From:To:CC:Subject:Date:Message-ID:MIME-Version:Content-Type; b=fEFMH2te4jXctzfzMQE47R98ZvuDdnGKWBk8KTlyLAiY2st/ZfeoMk1DJDOHirw0BlLFA7CPZSpXLZI7EJel+SQ9VkLbsUFEo/+tbaMAldxAS1xiyeM/dA+FMAXt38JXrAd62Ajcj8pebNc9e6oPjBmu7glI0kFBr9c3bIUuKNk= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com; spf=pass smtp.mailfrom=ti.com; dkim=pass (1024-bit key) header.d=ti.com header.i=@ti.com header.b=GrrzSW06; arc=none smtp.client-ip=198.47.19.141 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=ti.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=ti.com Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 40OCTfSf119955; Wed, 24 Jan 2024 06:29:41 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1706099381; bh=jF9L84KMv0wHb4XbV69aBeG5tl9iTIPpMYjJbs4VL3k=; h=From:To:CC:Subject:Date; b=GrrzSW06ziO+anZC1hXgZd+snymbYsxBpDvt0Y94qVq5m7Hx+n0KMGkmblGCtB9UE j50eViQ5p5ulPLcvwcm2WGmvjoi6ajkXzHuACXDha4qDFo1bX1189u9YRDb6nrBkcR XtB9pQZFYm/YkVrUt/cbUvEzbn8qW3YNuAOOkS10= Received: from DLEE107.ent.ti.com (dlee107.ent.ti.com [157.170.170.37]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 40OCTft8051628 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 24 Jan 2024 06:29:41 -0600 Received: from DLEE107.ent.ti.com (157.170.170.37) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 24 Jan 2024 06:29:41 -0600 Received: from lelvsmtp5.itg.ti.com (10.180.75.250) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 24 Jan 2024 06:29:41 -0600 Received: from uda0492258.dhcp.ti.com (uda0492258.dhcp.ti.com [172.24.227.9]) by lelvsmtp5.itg.ti.com (8.15.2/8.15.2) with ESMTP id 40OCTaNb127501; Wed, 24 Jan 2024 06:29:37 -0600 From: Siddharth Vadapalli <s-vadapalli@ti.com> To: <bhelgaas@google.com>, <lpieralisi@kernel.org>, <kw@linux.com>, <robh@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org> CC: <linux-pci@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <vigneshr@ti.com>, <afd@ti.com>, <srk@ti.com>, <s-vadapalli@ti.com> Subject: [PATCH v3] dt-bindings: PCI: ti,j721e-pci-host: Add support for J722S SoC Date: Wed, 24 Jan 2024 17:59:36 +0530 Message-ID: <20240124122936.816142-1-s-vadapalli@ti.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1788974915773092748 X-GMAIL-MSGID: 1788974915773092748 |
Series |
[v3] dt-bindings: PCI: ti,j721e-pci-host: Add support for J722S SoC
|
|
Commit Message
Siddharth Vadapalli
Jan. 24, 2024, 12:29 p.m. UTC
TI's J722S SoC has one instance of a Gen3 Single-Lane PCIe controller.
The controller on J722S SoC is similar to the one present on TI's AM64
SoC, with the difference being that the controller on AM64 SoC supports
up to Gen2 link speed while the one on J722S SoC supports Gen3 link speed.
Update the bindings with a new compatible for J722S SoC.
Technical Reference Manual of J722S SoC: https://www.ti.com/lit/zip/sprujb3
Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com>
---
Hello,
This patch is based on linux-next tagged next-20240124.
v2:
https://lore.kernel.org/r/20240122064457.664542-1-s-vadapalli@ti.com/
Changes since v2:
- Added fallback compatible for "ti,j722s-pcie-host" as
"ti,j721e-pcie-host" based on Conor's suggestion at:
https://lore.kernel.org/r/20240122-getting-drippy-bb22a0634092@spud/#t
v1:
https://lore.kernel.org/r/20240117102526.557006-1-s-vadapalli@ti.com/
Changes since v1:
- Dropped patches 1/3 and 2/3 of the v1 series as discussed in the v1
thread.
- Updated patch 3/3 which is the v1 for this patch by dropping the checks
for the "num-lanes" property and "max-link-speed" property since the PCI
driver already validates the "num-lanes" property.
Regards,
Siddharth.
Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml | 4 ++++
1 file changed, 4 insertions(+)
Comments
On Wed, Jan 24, 2024 at 05:59:36PM +0530, Siddharth Vadapalli wrote: > TI's J722S SoC has one instance of a Gen3 Single-Lane PCIe controller. > The controller on J722S SoC is similar to the one present on TI's AM64 > SoC, with the difference being that the controller on AM64 SoC supports > up to Gen2 link speed while the one on J722S SoC supports Gen3 link speed. > > Update the bindings with a new compatible for J722S SoC. > > Technical Reference Manual of J722S SoC: https://www.ti.com/lit/zip/sprujb3 > > Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com> Acked-by: Conor Dooley <conor.dooley@microchip.com> Cheers, Conor. > --- > > Hello, > > This patch is based on linux-next tagged next-20240124. > > v2: > https://lore.kernel.org/r/20240122064457.664542-1-s-vadapalli@ti.com/ > Changes since v2: > - Added fallback compatible for "ti,j722s-pcie-host" as > "ti,j721e-pcie-host" based on Conor's suggestion at: > https://lore.kernel.org/r/20240122-getting-drippy-bb22a0634092@spud/#t > > v1: > https://lore.kernel.org/r/20240117102526.557006-1-s-vadapalli@ti.com/ > Changes since v1: > - Dropped patches 1/3 and 2/3 of the v1 series as discussed in the v1 > thread. > - Updated patch 3/3 which is the v1 for this patch by dropping the checks > for the "num-lanes" property and "max-link-speed" property since the PCI > driver already validates the "num-lanes" property. > > Regards, > Siddharth. > > Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml | 4 ++++ > 1 file changed, 4 insertions(+) > > diff --git a/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml b/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml > index b7a534cef24d..ac69deeaf1ee 100644 > --- a/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml > +++ b/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml > @@ -23,6 +23,10 @@ properties: > items: > - const: ti,j7200-pcie-host > - const: ti,j721e-pcie-host > + - description: PCIe controller in J722S > + items: > + - const: ti,j722s-pcie-host > + - const: ti,j721e-pcie-host > > reg: > maxItems: 4 > -- > 2.34.1 >
On 24/01/24 21:40, Conor Dooley wrote: > On Wed, Jan 24, 2024 at 05:59:36PM +0530, Siddharth Vadapalli wrote: >> TI's J722S SoC has one instance of a Gen3 Single-Lane PCIe controller. >> The controller on J722S SoC is similar to the one present on TI's AM64 >> SoC, with the difference being that the controller on AM64 SoC supports >> up to Gen2 link speed while the one on J722S SoC supports Gen3 link speed. >> >> Update the bindings with a new compatible for J722S SoC. >> >> Technical Reference Manual of J722S SoC: https://www.ti.com/lit/zip/sprujb3 >> >> Signed-off-by: Siddharth Vadapalli <s-vadapalli@ti.com> > > Acked-by: Conor Dooley <conor.dooley@microchip.com> Bjorn, Rob, Could you please merge this patch? This patch applies cleanly on the latest linux-next tagged next-20240213. > > Cheers, > Conor. > >> --- >> >> Hello, >> >> This patch is based on linux-next tagged next-20240124. >> >> v2: >> https://lore.kernel.org/r/20240122064457.664542-1-s-vadapalli@ti.com/ >> Changes since v2: >> - Added fallback compatible for "ti,j722s-pcie-host" as >> "ti,j721e-pcie-host" based on Conor's suggestion at: >> https://lore.kernel.org/r/20240122-getting-drippy-bb22a0634092@spud/#t >> >> v1: >> https://lore.kernel.org/r/20240117102526.557006-1-s-vadapalli@ti.com/ >> Changes since v1: >> - Dropped patches 1/3 and 2/3 of the v1 series as discussed in the v1 >> thread. >> - Updated patch 3/3 which is the v1 for this patch by dropping the checks >> for the "num-lanes" property and "max-link-speed" property since the PCI >> driver already validates the "num-lanes" property. >> >> Regards, >> Siddharth. >> >> Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml | 4 ++++ >> 1 file changed, 4 insertions(+) >> >> diff --git a/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml b/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml >> index b7a534cef24d..ac69deeaf1ee 100644 >> --- a/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml >> +++ b/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml >> @@ -23,6 +23,10 @@ properties: >> items: >> - const: ti,j7200-pcie-host >> - const: ti,j721e-pcie-host >> + - description: PCIe controller in J722S >> + items: >> + - const: ti,j722s-pcie-host >> + - const: ti,j721e-pcie-host >> >> reg: >> maxItems: 4 >> -- >> 2.34.1 >>
diff --git a/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml b/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml index b7a534cef24d..ac69deeaf1ee 100644 --- a/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml +++ b/Documentation/devicetree/bindings/pci/ti,j721e-pci-host.yaml @@ -23,6 +23,10 @@ properties: items: - const: ti,j7200-pcie-host - const: ti,j721e-pcie-host + - description: PCIe controller in J722S + items: + - const: ti,j722s-pcie-host + - const: ti,j721e-pcie-host reg: maxItems: 4