Message ID | 20240106075134.3933491-2-petlozup@nvidia.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-18528-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7301:6f82:b0:100:9c79:88ff with SMTP id tb2csp6659678dyb; Fri, 5 Jan 2024 23:53:23 -0800 (PST) X-Google-Smtp-Source: AGHT+IE7IVFBs4fTdKnL113cpli3s83oJvV6GnTRaaqgrwBRSEu1LkG1+OFkQwtQob6iDJfLRGYI X-Received: by 2002:a05:6358:7f0e:b0:173:99b:d1db with SMTP id p14-20020a0563587f0e00b00173099bd1dbmr588210rwn.40.1704527603131; Fri, 05 Jan 2024 23:53:23 -0800 (PST) ARC-Seal: i=2; a=rsa-sha256; t=1704527603; cv=pass; d=google.com; s=arc-20160816; b=rXvb/zK6P7R85BlCmrm/vgEP/1nXKG2vRAb/P40W+7ahrjurSKuNHLden+R8aACGvy SptV5oEFw+piV4PuADJrR43cT60YgN18DT49mgZWrKhdcZYHMLUNWhEHJZ0Eg9P8666b 81G8ERYuNXh3uADnnW5f9CJ8jvYbV8gzmGgw1d/OmvoqzKPN57iLiYiwq0O1Xqy0RVWM AeKy5qZ/chl8RCpn5X4ccwF8hQImSh1TuOitM5A9C2F4DB219oVtQgxbYNbVZNj7gz2k 79E7GkDSwU/OqwB1yyowQ1btqSYs0ChW9DBrIuf8TkoSdY80HUVBdSQ0kUJ/kv6GngOx El4Q== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=mime-version:list-unsubscribe:list-subscribe:list-id:precedence :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=YMNY+ZA7KOFaZfxh6sFnvNa1Cmx9tTN1l8kSFCsgq4I=; fh=6aBZHLRDryPnGKrkT3XxSNITUNyLLRPBpD9mH3f2Mgk=; b=NY9od0OQIy41j5fHMbAIo/3hW1WwrzAZcMKRwAUeBYaEs7ikDHGENhlUI/hnWqQQOM 0fEzg05s97Cv/4aL8OEpxUpn7y6xbLjnV377d0Di2TPlLcmHcnZkpD2MXB4Vy2DN/QjU uXn1FCRb+taw/UKgCjY+GtY2D3RDgnK1dXv11ZMomVj0AXXwf/WBOtHuaXCZHaiuqVqf /mGmn191Dmtml5M7cHw5xoDXR5Jq51y0OWobehjYuAjXO39YgGpS8pZl6vs038N5To9X cTx0wo8eroSq6JRepdPGM8y5cZtvGgcJDAoBMgPr75eMkqdg+H6Pr5oYCWDL7KvbODcZ vTIQ== ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@Nvidia.com header.s=selector2 header.b=GqHAQLV5; arc=pass (i=1 spf=pass spfdomain=nvidia.com dmarc=pass fromdomain=nvidia.com); spf=pass (google.com: domain of linux-kernel+bounces-18528-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-18528-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=nvidia.com Received: from sy.mirrors.kernel.org (sy.mirrors.kernel.org. [2604:1380:40f1:3f00::1]) by mx.google.com with ESMTPS id s10-20020a17090aad8a00b0028d11002285si1795279pjq.49.2024.01.05.23.53.22 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 05 Jan 2024 23:53:23 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-18528-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) client-ip=2604:1380:40f1:3f00::1; Authentication-Results: mx.google.com; dkim=pass header.i=@Nvidia.com header.s=selector2 header.b=GqHAQLV5; arc=pass (i=1 spf=pass spfdomain=nvidia.com dmarc=pass fromdomain=nvidia.com); spf=pass (google.com: domain of linux-kernel+bounces-18528-ouuuleilei=gmail.com@vger.kernel.org designates 2604:1380:40f1:3f00::1 as permitted sender) smtp.mailfrom="linux-kernel+bounces-18528-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=REJECT sp=REJECT dis=NONE) header.from=nvidia.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sy.mirrors.kernel.org (Postfix) with ESMTPS id A803AB23787 for <ouuuleilei@gmail.com>; Sat, 6 Jan 2024 07:53:07 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id E7E3E63A8; Sat, 6 Jan 2024 07:52:54 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=Nvidia.com header.i=@Nvidia.com header.b="GqHAQLV5" X-Original-To: linux-kernel@vger.kernel.org Received: from NAM12-BN8-obe.outbound.protection.outlook.com (mail-bn8nam12on2046.outbound.protection.outlook.com [40.107.237.46]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 62C414411; Sat, 6 Jan 2024 07:52:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=nvidia.com Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=nvidia.com ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=EuNsMAgoVadGN1kdPQsWB+rf7d6WDWcE6bAWcVYYX8ebJJks0PLB0qIcP38eyce5m+Wck0pf8fxRISZoBHGT72u3tYXw8k2d+9kUPTfQKEG2VVmScsJltCjP05N+DMbA9Ucl9UBp85a8x/LCPVAfkuxvVWCPj0803PO7STn5lY2gUu3/1IrbeDMhnClVCYARLIGeAtLyxjV3M5aOJ6AqturCHq4Rq065CQ5SyFf/6fPbkSqlqm4UwRWpOA4LlCOgOgwNDww6VEc4v6MVR6d+1GY4WYBUz7GXfERB6EFH/R9toY/iRnM2seYlb1X3BmiGOmyeZATdG11EzTx/aVNNvQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=YMNY+ZA7KOFaZfxh6sFnvNa1Cmx9tTN1l8kSFCsgq4I=; b=RsaUxQ3Uwc7rmClcqsNh4O64jpFgJtA2YCvgr9iMiB5IeJcZhuTuS5s7GYh0Ww7PEF02DnX+IA649c87HvDE6SPNPCp0Gy7llvYVtMJDhstVf/yFlRgQjfYmvVC02+5VmjcjHKaJ49Ai1WQKz4rki5AQAVz7ytjM7HpaQA57lrqCeb/FhSESxrUvLGQitXGqt78JE4jjBNc2PVjqo4LlSgzpMgoGaM7+lwwIgg7FQZFLaZk3XFpgahM/o7KnegPc7al+KRXsXbZmXU4TLeed+VpQpu3xFcELLYo1ililTGMQS8fuPTjx6OKoyYv+9btKaUHrRuYCE3eBXhw6NV0yAw== ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 216.228.117.160) smtp.rcpttodomain=gmail.com smtp.mailfrom=nvidia.com; dmarc=pass (p=reject sp=reject pct=100) action=none header.from=nvidia.com; dkim=none (message not signed); arc=none (0) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=Nvidia.com; s=selector2; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=YMNY+ZA7KOFaZfxh6sFnvNa1Cmx9tTN1l8kSFCsgq4I=; b=GqHAQLV5pM0AjSbGleWvVeO+VcHoTjyaOxx7mguzzXue3bsL9+zS3rkEMeocZeDW/9RchfkN5wRi4XNjpoqP/YR+zmBdGNTkYsKUVacCQ+0Nk5KFRKX1MQepov2gOzIIejXBMMexMQbldu7xX9qLQLxmCk+GkOH9fbHMs4AFeUuatE7FsupoQfFkR0nlJ8JT+9XpOfTngibZpPA5Bzu5QeEAmWUZrAH5s/IHBsBdinpr3joyo+wbguzTrMCHdJboGQMrNdLR06VTM6v/JyC8ZQjNU4S6ujS9XLG52KVMu8HYmU+KCc5+LJUk0Sbr6zrxAcJOnOz/2k9vyAAbTmXIHQ== Received: from BYAPR21CA0011.namprd21.prod.outlook.com (2603:10b6:a03:114::21) by CH0PR12MB5330.namprd12.prod.outlook.com (2603:10b6:610:d5::7) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7159.13; Sat, 6 Jan 2024 07:52:45 +0000 Received: from SJ5PEPF000001D5.namprd05.prod.outlook.com (2603:10b6:a03:114:cafe::79) by BYAPR21CA0011.outlook.office365.com (2603:10b6:a03:114::21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7159.7 via Frontend Transport; Sat, 6 Jan 2024 07:52:44 +0000 X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 216.228.117.160) smtp.mailfrom=nvidia.com; dkim=none (message not signed) header.d=none;dmarc=pass action=none header.from=nvidia.com; Received-SPF: Pass (protection.outlook.com: domain of nvidia.com designates 216.228.117.160 as permitted sender) receiver=protection.outlook.com; client-ip=216.228.117.160; helo=mail.nvidia.com; pr=C Received: from mail.nvidia.com (216.228.117.160) by SJ5PEPF000001D5.mail.protection.outlook.com (10.167.242.57) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.7181.12 via Frontend Transport; Sat, 6 Jan 2024 07:52:44 +0000 Received: from rnnvmail204.nvidia.com (10.129.68.6) by mail.nvidia.com (10.129.200.66) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Fri, 5 Jan 2024 23:52:34 -0800 Received: from rnnvmail202.nvidia.com (10.129.68.7) by rnnvmail204.nvidia.com (10.129.68.6) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.986.41; Fri, 5 Jan 2024 23:52:33 -0800 Received: from build-petlozup-20231217T213756539.nvidia.com (10.127.8.12) by mail.nvidia.com (10.129.68.7) with Microsoft SMTP Server id 15.2.986.41 via Frontend Transport; Fri, 5 Jan 2024 23:52:33 -0800 From: Petlozu Pravareshwar <petlozup@nvidia.com> To: <thierry.reding@gmail.com>, <jonathanh@nvidia.com>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>, <p.zabel@pengutronix.de>, <dmitry.osipenko@collabora.com>, <ulf.hansson@linaro.org>, <kkartik@nvidia.com>, <cai.huoqing@linux.dev>, <spatra@nvidia.com>, <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org> CC: <petlozup@nvidia.com> Subject: [PATCH 2/3] dt-bindings: tegra: pmc: Update scratch as an optional aperture Date: Sat, 6 Jan 2024 07:51:33 +0000 Message-ID: <20240106075134.3933491-2-petlozup@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20240106075134.3933491-1-petlozup@nvidia.com> References: <20240106075134.3933491-1-petlozup@nvidia.com> X-NVConfidentiality: public Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Type: text/plain X-NV-OnPremToCloud: ExternallySecured X-EOPAttributedMessage: 0 X-MS-PublicTrafficType: Email X-MS-TrafficTypeDiagnostic: SJ5PEPF000001D5:EE_|CH0PR12MB5330:EE_ X-MS-Office365-Filtering-Correlation-Id: b309bfbf-4cec-47f5-7f00-08dc0e8c77bc X-MS-Exchange-SenderADCheck: 1 X-MS-Exchange-AntiSpam-Relay: 0 X-Microsoft-Antispam: BCL:0; X-Microsoft-Antispam-Message-Info: r6ZYajYaPbPwSiNev6C8ddponl6gpa8KhveMNqdQA0yCy7Uix4SZqm8ehPtUbUFGbqRDtX8BIetEnbxEK+/LLtFQp1MbawdpAb4qCqExMlr6p1E3W89KyEWrv9Y9Y+E2eYhl9w/EMLnK+TGXv5jiafuoybRl/5bWKXHDOGTUoox7Umk2TUdMlzQ9cwiIIwdCw9USifjV0dvRGtz25M64oOdCw7NrrtrFN3rt1/UVcGDSO4rghVfN27GFFjLmcBxoiLdpTiwGyVWNmNEBFPD7qPNFUaRoKLXgHu1QB2UmOodN3SWC30ZUw9WxkVO9DmeiE3m9iAcRBsdFVmUn3u7trNXhtc+lxB4EXAacS2XrYTPvSwfN7+hAg+p+chs+RYuNyklVab0/FBc9oFswXgbHc6gSyvaKDgVJvD4HOZdIQKttREnv1PmqFq9ejVR/vnrhHpUtJBrYUciG8k2G85jA8Y84tsc4m5SKREwbvGL0XmFbKVvzXptQ1Pg8jVKJ2bdD75ffX3052RgFJoJvxo+88OsODsIpA+8Lckgg/lysL1rtmQJKGtdmwh59wDYCaFC072nsHmc63U/dLQSzDn/ATgviyibcCzx6L4vmSpg5740hOzVrwS3+aQUgZf4XNwcmoCRZGD5HzO4usKLysyVxqLhbanhT6SKDIMtw7UxUlSPKNjDGC1UndVmj8hzGWfOLJ271ea/qWQl+G4w7Z+a4f+a9NUbxHPrKxrChJsVtI40XwN7DLccQ9ncqZyDOPGkbcPAidMIL+XDEMlF+AJXuPw== X-Forefront-Antispam-Report: CIP:216.228.117.160;CTRY:US;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:mail.nvidia.com;PTR:dc6edge1.nvidia.com;CAT:NONE;SFS:(13230031)(4636009)(136003)(39860400002)(346002)(396003)(376002)(230922051799003)(451199024)(82310400011)(64100799003)(186009)(1800799012)(40470700004)(46966006)(36840700001)(83380400001)(1076003)(26005)(426003)(336012)(107886003)(2616005)(82740400003)(47076005)(36860700001)(8936002)(8676002)(4326008)(5660300002)(7416002)(2906002)(110136005)(7696005)(316002)(41300700001)(478600001)(70206006)(70586007)(921011)(7636003)(356005)(86362001)(36756003)(40480700001)(40460700003);DIR:OUT;SFP:1101; X-OriginatorOrg: Nvidia.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 06 Jan 2024 07:52:44.5570 (UTC) X-MS-Exchange-CrossTenant-Network-Message-Id: b309bfbf-4cec-47f5-7f00-08dc0e8c77bc X-MS-Exchange-CrossTenant-Id: 43083d15-7273-40c1-b7db-39efd9ccc17a X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=43083d15-7273-40c1-b7db-39efd9ccc17a;Ip=[216.228.117.160];Helo=[mail.nvidia.com] X-MS-Exchange-CrossTenant-AuthSource: SJ5PEPF000001D5.namprd05.prod.outlook.com X-MS-Exchange-CrossTenant-AuthAs: Anonymous X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem X-MS-Exchange-Transport-CrossTenantHeadersStamped: CH0PR12MB5330 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1787326735736978459 X-GMAIL-MSGID: 1787326735736978459 |
Series |
[1/3] soc/tegra: pmc: Update address mapping sequence for PMC apertures
|
|
Commit Message
Petlozu Pravareshwar
Jan. 6, 2024, 7:51 a.m. UTC
Scratch address space register is used to store reboot reason. For
some Tegra234 systems, the scratch space is not available to store
the reboot reason. This is because scratch region on these systems
is not accessible by the kernel as restricted by the Hypervisor.
Such systems would delist scratch aperture from PMC DT node.
Accordingly, this change makes "scratch" as an optional aperture for
Tegra234 in PMC dt-binding document.
Signed-off-by: Petlozu Pravareshwar <petlozup@nvidia.com>
---
.../arm/tegra/nvidia,tegra186-pmc.yaml | 83 +++++++++++++------
1 file changed, 58 insertions(+), 25 deletions(-)
Comments
On Sat, 06 Jan 2024 07:51:33 +0000, Petlozu Pravareshwar wrote: > Scratch address space register is used to store reboot reason. For > some Tegra234 systems, the scratch space is not available to store > the reboot reason. This is because scratch region on these systems > is not accessible by the kernel as restricted by the Hypervisor. > Such systems would delist scratch aperture from PMC DT node. > > Accordingly, this change makes "scratch" as an optional aperture for > Tegra234 in PMC dt-binding document. > > Signed-off-by: Petlozu Pravareshwar <petlozup@nvidia.com> > --- > .../arm/tegra/nvidia,tegra186-pmc.yaml | 83 +++++++++++++------ > 1 file changed, 58 insertions(+), 25 deletions(-) > My bot found errors running 'make DT_CHECKER_FLAGS=-m dt_binding_check' on your patch (DT_CHECKER_FLAGS is new in v5.13): yamllint warnings/errors: ./Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.yaml:85:12: [warning] wrong indentation: expected 12 but found 11 (indentation) dtschema/dtc warnings/errors: doc reference errors (make refcheckdocs): See https://patchwork.ozlabs.org/project/devicetree-bindings/patch/20240106075134.3933491-2-petlozup@nvidia.com The base for the series is generally the latest rc1. A different dependency should be noted in *this* patch. If you already ran 'make dt_binding_check' and didn't see the above error(s), then make sure 'yamllint' is installed and dt-schema is up to date: pip3 install dtschema --upgrade Please check and re-submit after running the above command yourself. Note that DT_SCHEMA_FILES can be set to your schema file to speed up checking your schema. However, it must be unset to test all examples with your schema.
Hi Petlozu, kernel test robot noticed the following build warnings: [auto build test WARNING on tegra/for-next] [also build test WARNING on robh/for-next linus/master v6.7 next-20240108] [If your patch is applied to the wrong git tree, kindly drop us a note. And when submitting patch, we suggest to use '--base' as documented in https://git-scm.com/docs/git-format-patch#_base_tree_information] url: https://github.com/intel-lab-lkp/linux/commits/Petlozu-Pravareshwar/dt-bindings-tegra-pmc-Update-scratch-as-an-optional-aperture/20240106-155615 base: https://git.kernel.org/pub/scm/linux/kernel/git/tegra/linux.git for-next patch link: https://lore.kernel.org/r/20240106075134.3933491-2-petlozup%40nvidia.com patch subject: [PATCH 2/3] dt-bindings: tegra: pmc: Update scratch as an optional aperture compiler: loongarch64-linux-gcc (GCC) 13.2.0 reproduce: (https://download.01.org/0day-ci/archive/20240109/202401090058.4xtTta86-lkp@intel.com/reproduce) If you fix the issue in a separate patch/commit (i.e. not just a new version of the same patch/commit), kindly add following tags | Reported-by: kernel test robot <lkp@intel.com> | Closes: https://lore.kernel.org/oe-kbuild-all/202401090058.4xtTta86-lkp@intel.com/ dtcheck warnings: (new ones prefixed by >>) >> Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.yaml:85:12: [warning] wrong indentation: expected 12 but found 11 (indentation) vim +85 Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.yaml 8 9 maintainers: 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 12 13 properties: 14 compatible: 15 enum: 16 - nvidia,tegra186-pmc 17 - nvidia,tegra194-pmc 18 - nvidia,tegra234-pmc 19 20 reg: 21 minItems: 4 22 maxItems: 5 23 24 reg-names: 25 minItems: 4 26 maxItems: 5 27 28 interrupt-controller: true 29 30 "#interrupt-cells": 31 description: Specifies the number of cells needed to encode an 32 interrupt source. The value must be 2. 33 const: 2 34 35 nvidia,invert-interrupt: 36 description: If present, inverts the PMU interrupt signal. 37 $ref: /schemas/types.yaml#/definitions/flag 38 39 allOf: 40 - if: 41 properties: 42 compatible: 43 contains: 44 const: nvidia,tegra186-pmc 45 then: 46 properties: 47 reg: 48 maxItems: 4 49 reg-names: 50 items: 51 - const: pmc 52 - const: wake 53 - const: aotag 54 - const: scratch 55 56 - if: 57 properties: 58 compatible: 59 contains: 60 const: nvidia,tegra194-pmc 61 then: 62 properties: 63 reg: 64 minItems: 5 65 reg-names: 66 items: 67 - const: pmc 68 - const: wake 69 - const: aotag 70 - const: scratch 71 - const: misc 72 73 - if: 74 properties: 75 compatible: 76 contains: 77 const: nvidia,tegra234-pmc 78 then: 79 properties: 80 reg: 81 minItems: 4 82 maxItems: 5 83 reg-names: 84 anyOf: > 85 - items: 86 - const: pmc 87 - const: wake 88 - const: aotag 89 - const: misc 90 - items: 91 - const: pmc 92 - const: wake 93 - const: aotag 94 - const: scratch 95 - const: misc 96 97 patternProperties: 98 "^[a-z0-9]+-[a-z0-9]+$": 99 if: 100 type: object 101 then: 102 description: | 103 These are pad configuration nodes. On Tegra SoCs a pad is a set of 104 pins which are configured as a group. The pin grouping is a fixed 105 attribute of the hardware. The PMC can be used to set pad power 106 state and signaling voltage. A pad can be either in active or 107 power down mode. The support for power state and signaling voltage 108 configuration varies depending on the pad in question. 3.3 V and 109 1.8 V signaling voltages are supported on pins where software 110 controllable signaling voltage switching is available. 111 112 Pad configurations are described with pin configuration nodes 113 which are placed under the pmc node and they are referred to by 114 the pinctrl client properties. For more information see 115 116 Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt 117 118 The following pads are present on Tegra186: 119 120 csia, csib, dsi, mipi-bias, pex-clk-bias, pex-clk3, pex-clk2, 121 pex-clk1, usb0, usb1, usb2, usb-bias, uart, audio, hsic, dbg, 122 hdmi-dp0, hdmi-dp1, pex-cntrl, sdmmc2-hv, sdmmc4, cam, dsib, 123 dsic, dsid, csic, csid, csie, dsif, spi, ufs, dmic-hv, edp, 124 sdmmc1-hv, sdmmc3-hv, conn, audio-hv, ao-hv 125 126 The following pads are present on Tegra194: 127 128 csia, csib, mipi-bias, pex-clk-bias, pex-clk3, pex-clk2, 129 pex-clk1, eqos, pex-clk-2-bias, pex-clk-2, dap3, dap5, uart, 130 pwr-ctl, soc-gpio53, audio, gp-pwm2, gp-pwm3, soc-gpio12, 131 soc-gpio13, soc-gpio10, uart4, uart5, dbg, hdmi-dp3, hdmi-dp2, 132 hdmi-dp0, hdmi-dp1, pex-cntrl, pex-ctl2, pex-l0-rst, 133 pex-l1-rst, sdmmc4, pex-l5-rst, cam, csic, csid, csie, csif, 134 spi, ufs, csig, csih, edp, sdmmc1-hv, sdmmc3-hv, conn, 135 audio-hv, ao-hv 136 137 properties: 138 pins: 139 $ref: /schemas/types.yaml#/definitions/string 140 description: Must contain the name of the pad(s) to be 141 configured. 142 143 low-power-enable: 144 description: Configure the pad into power down mode. 145 $ref: /schemas/types.yaml#/definitions/flag 146 147 low-power-disable: 148 description: Configure the pad into active mode. 149 $ref: /schemas/types.yaml#/definitions/flag 150 151 power-source: 152 $ref: /schemas/types.yaml#/definitions/uint32 153 description: | 154 Must contain either TEGRA_IO_PAD_VOLTAGE_1V8 or 155 TEGRA_IO_PAD_VOLTAGE_3V3 to select between signalling 156 voltages. 157 158 The values are defined in 159 160 include/dt-bindings/pinctrl/pinctrl-tegra-io-pad.h 161 162 The power state can be configured on all of the above pads 163 except for ao-hv. Following pads have software configurable 164 signaling voltages: sdmmc2-hv, dmic-hv, sdmmc1-hv, sdmmc3-hv, 165 audio-hv, ao-hv. 166 167 phandle: true 168 169 required: 170 - pins 171 172 additionalProperties: false 173 174 required: 175 - compatible 176 - reg 177 - reg-names 178
On Sat, Jan 06, 2024 at 07:51:33AM +0000, Petlozu Pravareshwar wrote: > Scratch address space register is used to store reboot reason. For > some Tegra234 systems, the scratch space is not available to store > the reboot reason. This is because scratch region on these systems > is not accessible by the kernel as restricted by the Hypervisor. > Such systems would delist scratch aperture from PMC DT node. > > Accordingly, this change makes "scratch" as an optional aperture for > Tegra234 in PMC dt-binding document. > > Signed-off-by: Petlozu Pravareshwar <petlozup@nvidia.com> > --- > .../arm/tegra/nvidia,tegra186-pmc.yaml | 83 +++++++++++++------ > 1 file changed, 58 insertions(+), 25 deletions(-) > > diff --git a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.yaml b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.yaml > index 0faa403f68c8..2716610a1a02 100644 > --- a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.yaml > +++ b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.yaml > @@ -23,12 +23,7 @@ properties: > > reg-names: > minItems: 4 > - items: > - - const: pmc > - - const: wake > - - const: aotag > - - const: scratch > - - const: misc > + maxItems: 5 You can just make the 4th entry: enum: [ scratch, misc ] > > interrupt-controller: true > > @@ -41,25 +36,63 @@ properties: > description: If present, inverts the PMU interrupt signal. > $ref: /schemas/types.yaml#/definitions/flag > > -if: > - properties: > - compatible: > - contains: > - const: nvidia,tegra186-pmc > -then: > - properties: > - reg: > - maxItems: 4 > - > - reg-names: > - maxItems: 4 > -else: > - properties: > - reg: > - minItems: 5 > - > - reg-names: > - minItems: 5 > +allOf: > + - if: > + properties: > + compatible: > + contains: > + const: nvidia,tegra186-pmc > + then: > + properties: > + reg: > + maxItems: 4 > + reg-names: > + items: > + - const: pmc > + - const: wake > + - const: aotag > + - const: scratch > + > + - if: > + properties: > + compatible: > + contains: > + const: nvidia,tegra194-pmc > + then: > + properties: > + reg: > + minItems: 5 > + reg-names: > + items: > + - const: pmc > + - const: wake > + - const: aotag > + - const: scratch > + - const: misc > + > + - if: > + properties: > + compatible: > + contains: > + const: nvidia,tegra234-pmc > + then: > + properties: > + reg: > + minItems: 4 > + maxItems: 5 > + reg-names: > + anyOf: > + - items: > + - const: pmc > + - const: wake > + - const: aotag > + - const: misc > + - items: > + - const: pmc > + - const: wake > + - const: aotag > + - const: scratch > + - const: misc > > patternProperties: > "^[a-z0-9]+-[a-z0-9]+$": > -- > 2.17.1 >
> On Sat, 06 Jan 2024 07:51:33 +0000, Petlozu Pravareshwar wrote: > > Scratch address space register is used to store reboot reason. For > > some Tegra234 systems, the scratch space is not available to store the > > reboot reason. This is because scratch region on these systems is not > > accessible by the kernel as restricted by the Hypervisor. > > Such systems would delist scratch aperture from PMC DT node. > > > > Accordingly, this change makes "scratch" as an optional aperture for > > Tegra234 in PMC dt-binding document. > > > > Signed-off-by: Petlozu Pravareshwar <petlozup@nvidia.com> > > --- > > .../arm/tegra/nvidia,tegra186-pmc.yaml | 83 +++++++++++++------ > > 1 file changed, 58 insertions(+), 25 deletions(-) > > > > My bot found errors running 'make DT_CHECKER_FLAGS=-m > dt_binding_check' > on your patch (DT_CHECKER_FLAGS is new in v5.13): > > yamllint warnings/errors: > ./Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186- > pmc.yaml:85:12: [warning] wrong indentation: expected 12 but found 11 > (indentation) > > dtschema/dtc warnings/errors: > > doc reference errors (make refcheckdocs): > > See https://patchwork.ozlabs.org/project/devicetree- > bindings/patch/20240106075134.3933491-2-petlozup@nvidia.com > > The base for the series is generally the latest rc1. A different dependency > should be noted in *this* patch. > > If you already ran 'make dt_binding_check' and didn't see the above error(s), > then make sure 'yamllint' is installed and dt-schema is up to > date: > > pip3 install dtschema --upgrade > > Please check and re-submit after running the above command yourself. Note > that DT_SCHEMA_FILES can be set to your schema file to speed up checking > your schema. However, it must be unset to test all examples with your > schema. I could reproduce the above warning after installing 'yamllint'. I will fix this warning in the next patch. Thanks.
> On Sat, Jan 06, 2024 at 07:51:33AM +0000, Petlozu Pravareshwar wrote: > > Scratch address space register is used to store reboot reason. For > > some Tegra234 systems, the scratch space is not available to store the > > reboot reason. This is because scratch region on these systems is not > > accessible by the kernel as restricted by the Hypervisor. > > Such systems would delist scratch aperture from PMC DT node. > > > > Accordingly, this change makes "scratch" as an optional aperture for > > Tegra234 in PMC dt-binding document. > > > > Signed-off-by: Petlozu Pravareshwar <petlozup@nvidia.com> > > --- > > .../arm/tegra/nvidia,tegra186-pmc.yaml | 83 +++++++++++++------ > > 1 file changed, 58 insertions(+), 25 deletions(-) > > > > diff --git > > a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186- > pmc.yaml > > b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186- > pmc.yaml > > index 0faa403f68c8..2716610a1a02 100644 > > --- > > a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186- > pmc.yaml > > +++ b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186- > pmc. > > +++ yaml > > @@ -23,12 +23,7 @@ properties: > > > > reg-names: > > minItems: 4 > > - items: > > - - const: pmc > > - - const: wake > > - - const: aotag > > - - const: scratch > > - - const: misc > > + maxItems: 5 > > You can just make the 4th entry: enum: [ scratch, misc ] Agree. I would address this in the next patch. Thanks. > > > > > interrupt-controller: true > > > > @@ -41,25 +36,63 @@ properties: > > description: If present, inverts the PMU interrupt signal. > > $ref: /schemas/types.yaml#/definitions/flag > > > > -if: > > - properties: > > - compatible: > > - contains: > > - const: nvidia,tegra186-pmc > > -then: > > - properties: > > - reg: > > - maxItems: 4 > > - > > - reg-names: > > - maxItems: 4 > > -else: > > - properties: > > - reg: > > - minItems: 5 > > - > > - reg-names: > > - minItems: 5 > > +allOf: > > + - if: > > + properties: > > + compatible: > > + contains: > > + const: nvidia,tegra186-pmc > > + then: > > + properties: > > + reg: > > + maxItems: 4 > > + reg-names: > > + items: > > + - const: pmc > > + - const: wake > > + - const: aotag > > + - const: scratch > > + > > + - if: > > + properties: > > + compatible: > > + contains: > > + const: nvidia,tegra194-pmc > > + then: > > + properties: > > + reg: > > + minItems: 5 > > + reg-names: > > + items: > > + - const: pmc > > + - const: wake > > + - const: aotag > > + - const: scratch > > + - const: misc > > + > > + - if: > > + properties: > > + compatible: > > + contains: > > + const: nvidia,tegra234-pmc > > + then: > > + properties: > > + reg: > > + minItems: 4 > > + maxItems: 5 > > + reg-names: > > + anyOf: > > + - items: > > + - const: pmc > > + - const: wake > > + - const: aotag > > + - const: misc > > + - items: > > + - const: pmc > > + - const: wake > > + - const: aotag > > + - const: scratch > > + - const: misc > > > > patternProperties: > > "^[a-z0-9]+-[a-z0-9]+$": > > -- > > 2.17.1 > >
diff --git a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.yaml b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.yaml index 0faa403f68c8..2716610a1a02 100644 --- a/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.yaml +++ b/Documentation/devicetree/bindings/arm/tegra/nvidia,tegra186-pmc.yaml @@ -23,12 +23,7 @@ properties: reg-names: minItems: 4 - items: - - const: pmc - - const: wake - - const: aotag - - const: scratch - - const: misc + maxItems: 5 interrupt-controller: true @@ -41,25 +36,63 @@ properties: description: If present, inverts the PMU interrupt signal. $ref: /schemas/types.yaml#/definitions/flag -if: - properties: - compatible: - contains: - const: nvidia,tegra186-pmc -then: - properties: - reg: - maxItems: 4 - - reg-names: - maxItems: 4 -else: - properties: - reg: - minItems: 5 - - reg-names: - minItems: 5 +allOf: + - if: + properties: + compatible: + contains: + const: nvidia,tegra186-pmc + then: + properties: + reg: + maxItems: 4 + reg-names: + items: + - const: pmc + - const: wake + - const: aotag + - const: scratch + + - if: + properties: + compatible: + contains: + const: nvidia,tegra194-pmc + then: + properties: + reg: + minItems: 5 + reg-names: + items: + - const: pmc + - const: wake + - const: aotag + - const: scratch + - const: misc + + - if: + properties: + compatible: + contains: + const: nvidia,tegra234-pmc + then: + properties: + reg: + minItems: 4 + maxItems: 5 + reg-names: + anyOf: + - items: + - const: pmc + - const: wake + - const: aotag + - const: misc + - items: + - const: pmc + - const: wake + - const: aotag + - const: scratch + - const: misc patternProperties: "^[a-z0-9]+-[a-z0-9]+$":