From patchwork Wed Dec 20 13:33:02 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Eugen Hristev X-Patchwork-Id: 181639 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:24d3:b0:fb:cd0c:d3e with SMTP id r19csp2638255dyi; Wed, 20 Dec 2023 05:33:44 -0800 (PST) X-Google-Smtp-Source: AGHT+IHFAw2ZkyLAGxCDC8JlWVEH9aMWmmd2FGsJzpQKGC/Fmk4LVP/KzmGSOh8QKakpar/iuZMX X-Received: by 2002:a17:903:182:b0:1d3:f8c4:cd9 with SMTP id z2-20020a170903018200b001d3f8c40cd9mr331075plg.31.1703079224554; Wed, 20 Dec 2023 05:33:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1703079224; cv=none; d=google.com; s=arc-20160816; b=nRS2XxMfKnzy6EWR2v+zaf4y5Fy0E5/38qgPp5FY5lEA+n1fmO0csoySQGWNui33jE UlySoXtD3avpkCqeutdMga7kwSZHY2I1wMQw9kmuV5jkrRLK4UYCJTDKZLyCn3rqZ+r6 C9bQmhXiEbAUfVLmlvQU3m/I9mjEWIiHBJVB5dAl53eJUJwas+PoWqLMqKu8XiYzqqfa loGw/cAXR4uV0kV7L3Di+NcL6dRk/7Wi8b0965HOpL3lDT8xwJlycrzL6hBm6JThXYDz gvn3945CHlvKsMfayw8xUrtgURKr3kg7YcnquHxGf16zuKK8ogRmkbkEqJ5sGpdPWg6n MHpA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=content-transfer-encoding:mime-version:list-unsubscribe :list-subscribe:list-id:precedence:message-id:date:subject:cc:to :from:dkim-signature; bh=e+fHXRd7p++LprNOAwracDYP4MJevZalRcYoppYUYSo=; fh=Ja/mCOLLz6HZbupw7A3XVvqOFUff2P4gx0xKsis2jqQ=; b=Fo0GcVAUymtJYMs7ZayE3+Kxf+UdErcz4d6uKi7lIx4w2O/3WxiNkmB74DUMnq2WpH zz/OnaHvXn7frjAtnSvLU5M9P5IND1HlwD6Mxpp1oEEJwZEkeHwmdKtEP0APmsZR+0IY RZ6FP6euMJMd/Y5SJpP5h4eW/0WfD/b/AQxxAUC/KFjaWSe3GgsEr9VJbV4TnfF9mcuP IFc9i9o1f3oS/1Bz3xY8HdpKtum6KXl2a4iX4XPh/5NdGa2QX1SVGSV6kum9SPIOliFI aQ51pYlpAJsout8WHXLA2lwlLTyZLWjdnppeL3SSRtaowN3rtP9pNbTJtYMHPDYCI+43 JzHw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=xtpP4bgf; spf=pass (google.com: domain of linux-kernel+bounces-6964-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6964-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id a18-20020a170902ecd200b001d098c03fe9si22013007plh.361.2023.12.20.05.33.44 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 20 Dec 2023 05:33:44 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-6964-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=xtpP4bgf; spf=pass (google.com: domain of linux-kernel+bounces-6964-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6964-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id BD65E283C24 for ; Wed, 20 Dec 2023 13:33:43 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 36650374C1; Wed, 20 Dec 2023 13:33:15 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=collabora.com header.i=@collabora.com header.b="xtpP4bgf" X-Original-To: linux-kernel@vger.kernel.org Received: from madrid.collaboradmins.com (madrid.collaboradmins.com [46.235.227.194]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id DE460374D1; Wed, 20 Dec 2023 13:33:10 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=collabora.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=collabora.com DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=collabora.com; s=mail; t=1703079189; bh=/UPfNwo0qoGJbrXtvl2TR/jus2hvpz31Qe5IC0w5A2c=; h=From:To:Cc:Subject:Date:From; b=xtpP4bgflfX1fY3Td2eH9fzxt0R8XHPB2Ys/fVeu10em5VQI3vV1hsRTjFXSppnkF ceuac2A+CKLBbmwW0Oxegbd+RjBKJJzHJILBfY04dkkFLu99ri8LX+rWfgSLtV31tC 4wR698rKUKmyjvNylnfZj52cooP+7cKSMqSnlrXS8HAW48LVvs31Oz5omyzkeqbkx2 aZlpsEAD3eVAhLQaoH9Jqn7FMoHg5WptJo+VvdACwUCcEkAA2dEdEPdYPdAwynfCCd wryarHvNPy849UyTaU+H1NLHWarHUvpl87I4l3ljo7ebtUHJ9aMVB+HOxZrLvSn1D6 xC+eAn3hrFBMg== Received: from eugen-station.. (cola.collaboradmins.com [195.201.22.229]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) (Authenticated sender: ehristev) by madrid.collaboradmins.com (Postfix) with ESMTPSA id 2EAD93781F8C; Wed, 20 Dec 2023 13:33:08 +0000 (UTC) From: Eugen Hristev To: angelogioacchino.delregno@collabora.com, linux-mediatek@lists.infradead.org Cc: linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, matthias.bgg@gmail.com, kernel@collabora.com, eugen.hristev@collabora.com, Yunfei Dong , Allen-KH Cheng , Hsin-Yi Wang Subject: [PATCH] arm64: dts: mediatek: mt8186: Add video decoder device nodes Date: Wed, 20 Dec 2023 15:33:02 +0200 Message-Id: <20231220133302.39411-1-eugen.hristev@collabora.com> X-Mailer: git-send-email 2.34.1 Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1785808001148466252 X-GMAIL-MSGID: 1785808001148466252 From: Yunfei Dong Add mt8186 video decoder device nodes. Signed-off-by: Yunfei Dong Signed-off-by: Allen-KH Cheng Reviewed-by: Hsin-Yi Wang [eugen.hristev@collabora.com: minor cleanup] Signed-off-by: Eugen Hristev Reviewed-by: AngeloGioacchino Del Regno --- I based this commit on top of the video encoder patch series. arch/arm64/boot/dts/mediatek/mt8186.dtsi | 37 ++++++++++++++++++++++++ 1 file changed, 37 insertions(+) diff --git a/arch/arm64/boot/dts/mediatek/mt8186.dtsi b/arch/arm64/boot/dts/mediatek/mt8186.dtsi index ebd07bf3d9d2..e451b6c8cd9e 100644 --- a/arch/arm64/boot/dts/mediatek/mt8186.dtsi +++ b/arch/arm64/boot/dts/mediatek/mt8186.dtsi @@ -1959,6 +1959,43 @@ larb11: smi@1582e000 { power-domains = <&spm MT8186_POWER_DOMAIN_IMG2>; }; + video_decoder: video-decoder@16000000 { + compatible = "mediatek,mt8186-vcodec-dec"; + reg = <0 0x16000000 0 0x1000>; + ranges; + #address-cells = <2>; + #size-cells = <2>; + dma-ranges = <0x1 0x0 0x0 0x40000000 0x0 0xfff00000>; + iommus = <&iommu_mm IOMMU_PORT_L4_HW_VDEC_MC_EXT>; + mediatek,scp = <&scp>; + + vcodec_core: video-codec@16025000 { + compatible = "mediatek,mtk-vcodec-core"; + reg = <0 0x16025000 0 0x1000>; + interrupts = ; + iommus = <&iommu_mm IOMMU_PORT_L4_HW_VDEC_MC_EXT>, + <&iommu_mm IOMMU_PORT_L4_HW_VDEC_UFO_EXT>, + <&iommu_mm IOMMU_PORT_L4_HW_VDEC_PP_EXT>, + <&iommu_mm IOMMU_PORT_L4_HW_VDEC_PRED_RD_EXT>, + <&iommu_mm IOMMU_PORT_L4_HW_VDEC_PRED_WR_EXT>, + <&iommu_mm IOMMU_PORT_L4_HW_VDEC_PPWRAP_EXT>, + <&iommu_mm IOMMU_PORT_L4_HW_VDEC_TILE_EXT>, + <&iommu_mm IOMMU_PORT_L4_HW_VDEC_VLD_EXT>, + <&iommu_mm IOMMU_PORT_L4_HW_VDEC_VLD2_EXT>, + <&iommu_mm IOMMU_PORT_L4_HW_VDEC_AVC_MV_EXT>, + <&iommu_mm IOMMU_PORT_L4_HW_VDEC_UFO_ENC_EXT>, + <&iommu_mm IOMMU_PORT_L4_HW_VDEC_RG_CTRL_DMA_EXT>; + clocks = <&topckgen CLK_TOP_VDEC>, + <&vdecsys CLK_VDEC_CKEN>, + <&vdecsys CLK_VDEC_LARB1_CKEN>, + <&topckgen CLK_TOP_UNIVPLL_D3>; + clock-names = "vdec-sel", "vdec-soc-vdec", "vdec", "vdec-top"; + assigned-clocks = <&topckgen CLK_TOP_VDEC>; + assigned-clock-parents = <&topckgen CLK_TOP_UNIVPLL_D3>; + power-domains = <&spm MT8186_POWER_DOMAIN_VDEC>; + }; + }; + larb4: smi@1602e000 { compatible = "mediatek,mt8186-smi-larb"; reg = <0 0x1602e000 0 0x1000>;