Message ID | 20231220060236.18600-9-quic_c_gdjako@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel+bounces-6405-ouuuleilei=gmail.com@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:7300:24d3:b0:fb:cd0c:d3e with SMTP id r19csp2443388dyi; Tue, 19 Dec 2023 22:05:44 -0800 (PST) X-Google-Smtp-Source: AGHT+IGuSoZ4QaY9BAK8SXxL+/lsVIbbIPimxqthXAs1qfblaGjoKGHNbgZwc+NJfDLqKTnnObdD X-Received: by 2002:a05:6a21:6da1:b0:18f:97c:6170 with SMTP id wl33-20020a056a216da100b0018f097c6170mr24131069pzb.109.1703052344246; Tue, 19 Dec 2023 22:05:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1703052344; cv=none; d=google.com; s=arc-20160816; b=iwISNvwGqbz9eXErR7UCkRnj7KcA4ZXAgrpWBJsirG2J4d0bzEzonDoi1qZhavzBTy gi4jSjsdHj6Xi0iKA7KXpTsQFHWt4wPu6vdEmEBGYNDNyDxmLP4hleNqJfOcsQsZ/lZ2 CeN2MLe/a1jR/v29CSPRhGDl4cXtor51iNCq5impS+LBBoXPPBsUgO/mi2ESVtfPWq4V HZmm2sVvHoFsMNa2jFo0fXlBAbAxUKaCL1zNCYHFp8T48Li2I9XbDwqoqr6hR/PcO6Tk 61GADVlnEQlDuKXMCdNhV1L4Mb6OPpX5l/vlqVmVGGhBiGrEn8XTKfetdIKxCqZ1j17I 9ntQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=mime-version:list-unsubscribe:list-subscribe:list-id:precedence :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=cpBCLiaAy8s2IbGLVtDWniqnGauIl2tLTuAqHIAB9+U=; fh=ajqwJHB27W/J8EhLqkTAR2+yy30uzELfRT2VzGpH0WI=; b=qU222XVtxMhM/+zu4U+OQ2Zkl9N41+bKqh8rjObivi1wTqCqeYtPqjWbKPmFPvDX4+ cG0y8dPzRY/JKJGBml9JtbhPhYoz/hiQ4NfDWDUg/si/gbY5CyA2hOlnLyqs4/tNTkoh vkrgV/v5IG//6P0YKF3/UYglxI+x6r6BcmqECfImD8r3w+uJIvRV1iqjabcdKg+07KIQ S7LhDYt/K+8rqhVlSY0zZUaBsnrqPip9uj6RSYoVG4PiIwxpHzWK723elYZs2m7Nft4e eA6x71dk33msjsarNlOTMX6m8uU/uC0IMyoPzi93iC6arLwDQ3mHiYPALMD6uXlrrzIV 9jUQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=UlQShxFu; spf=pass (google.com: domain of linux-kernel+bounces-6405-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6405-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org. [139.178.88.99]) by mx.google.com with ESMTPS id ay4-20020a056a00300400b006cec976aba9si487313pfb.323.2023.12.19.22.05.44 for <ouuuleilei@gmail.com> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 19 Dec 2023 22:05:44 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel+bounces-6405-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) client-ip=139.178.88.99; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=UlQShxFu; spf=pass (google.com: domain of linux-kernel+bounces-6405-ouuuleilei=gmail.com@vger.kernel.org designates 139.178.88.99 as permitted sender) smtp.mailfrom="linux-kernel+bounces-6405-ouuuleilei=gmail.com@vger.kernel.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from smtp.subspace.kernel.org (wormhole.subspace.kernel.org [52.25.139.140]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by sv.mirrors.kernel.org (Postfix) with ESMTPS id D049A2859FB for <ouuuleilei@gmail.com>; Wed, 20 Dec 2023 06:05:43 +0000 (UTC) Received: from localhost.localdomain (localhost.localdomain [127.0.0.1]) by smtp.subspace.kernel.org (Postfix) with ESMTP id 9D9512032B; Wed, 20 Dec 2023 06:03:06 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="UlQShxFu" X-Original-To: linux-kernel@vger.kernel.org Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7046214A93; Wed, 20 Dec 2023 06:03:02 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Received: from pps.filterd (m0279867.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id 3BK5RaJu006632; Wed, 20 Dec 2023 06:02:51 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-type; s=qcppdkim1; bh=cpBCLiaAy8s2IbGLVtDW niqnGauIl2tLTuAqHIAB9+U=; b=UlQShxFuA8TKgCpAOpWy1RRebTMrIeMUgdAJ 2AoS4pAUw+p2WVLdePvzYDlkdKaq1oDty1ztpPI2BJvmOEgzYU/YlbYWmNqTKz/Y Yhr10+6EEqev52sTACeszPRIo1V9zYn5GDZXl3Ur1xSNOR5d0cxW2kIEwwbAf27C Hu7VKCuN6dvrqWjiyEiJodG5o0VcSFeZnF+H5ctbVBJHJ9DSHdWYCayyy3WOL/Va WLjxnWFUDSFdZj3D7yfsYv3bkXsg/0vl/cB3prH8hZf4y6DQzMpm8+82wqRgVDYT Hcnj29V50jDcd9pzWg8WdToKF4j3tPtS80885RbkjgccqWn4Xw== Received: from nasanppmta01.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3v37vxtmqq-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 20 Dec 2023 06:02:50 +0000 (GMT) Received: from nasanex01a.na.qualcomm.com (nasanex01a.na.qualcomm.com [10.52.223.231]) by NASANPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3BK62oVI027932 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 20 Dec 2023 06:02:50 GMT Received: from hu-c-gdjako-lv.qualcomm.com (10.49.16.6) by nasanex01a.na.qualcomm.com (10.52.223.231) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Tue, 19 Dec 2023 22:02:49 -0800 From: Georgi Djakov <quic_c_gdjako@quicinc.com> To: <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>, <will@kernel.org>, <robin.murphy@arm.com>, <joro@8bytes.org> CC: <devicetree@vger.kernel.org>, <andersson@kernel.org>, <konrad.dybcio@linaro.org>, <linux-arm-kernel@lists.infradead.org>, <iommu@lists.linux.dev>, <linux-kernel@vger.kernel.org>, <linux-arm-msm@vger.kernel.org>, <quic_cgoldswo@quicinc.com>, <quic_sukadev@quicinc.com>, <quic_pdaly@quicinc.com>, <quic_sudaraja@quicinc.com>, <djakov@kernel.org> Subject: [PATCH v3 8/9] iommu/arm-smmu-qcom: Use the custom fault handler on more platforms Date: Tue, 19 Dec 2023 22:02:35 -0800 Message-ID: <20231220060236.18600-9-quic_c_gdjako@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20231220060236.18600-1-quic_c_gdjako@quicinc.com> References: <20231220060236.18600-1-quic_c_gdjako@quicinc.com> Precedence: bulk X-Mailing-List: linux-kernel@vger.kernel.org List-Id: <linux-kernel.vger.kernel.org> List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org> List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org> MIME-Version: 1.0 Content-Type: text/plain X-ClientProxiedBy: nalasex01a.na.qualcomm.com (10.47.209.196) To nasanex01a.na.qualcomm.com (10.52.223.231) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: SpVrOLIBJZdTnDMOr7E47mWpyIJsLFt2 X-Proofpoint-GUID: SpVrOLIBJZdTnDMOr7E47mWpyIJsLFt2 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-12-09_02,2023-12-07_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 mlxlogscore=974 suspectscore=0 impostorscore=0 lowpriorityscore=0 malwarescore=0 bulkscore=0 phishscore=0 spamscore=0 clxscore=1015 mlxscore=0 adultscore=0 priorityscore=1501 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.19.0-2311290000 definitions=main-2312200038 X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1785779814808114110 X-GMAIL-MSGID: 1785779814808114110 |
Series |
Add support for Translation Buffer Units
|
|
Commit Message
Georgi Djakov
Dec. 20, 2023, 6:02 a.m. UTC
The TBU support is now available, so let's allow it to be used on other
platforms that have the Qualcomm SMMU-500 implementation with TBUs. This
will allow the context fault handler to query the TBUs when a context
fault occurs.
Signed-off-by: Georgi Djakov <quic_c_gdjako@quicinc.com>
---
drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c b/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c index 6b41a0214db1..fd72b69675a7 100644 --- a/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c +++ b/drivers/iommu/arm/arm-smmu/arm-smmu-qcom.c @@ -414,6 +414,10 @@ static const struct arm_smmu_impl qcom_smmu_500_impl = { .reset = arm_mmu500_reset, .write_s2cr = qcom_smmu_write_s2cr, .tlb_sync = qcom_smmu_tlb_sync, +#ifdef CONFIG_ARM_SMMU_QCOM_TBU + .context_fault = qcom_smmu_context_fault, + .context_fault_needs_threaded_irq = true, +#endif }; static const struct arm_smmu_impl sdm845_smmu_500_impl = {