From patchwork Thu Nov 30 19:26:19 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sibi Sankar X-Patchwork-Id: 172073 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:bcd1:0:b0:403:3b70:6f57 with SMTP id r17csp630613vqy; Thu, 30 Nov 2023 11:28:40 -0800 (PST) X-Google-Smtp-Source: AGHT+IFfIDT+OgxNwJJAaYpGMpIGpwSf9PmsZzIDqzgPW338nmtmYaDlj1SRFcg2JHRtDjQo2xu6 X-Received: by 2002:a17:902:bc49:b0:1cf:a00c:16b2 with SMTP id t9-20020a170902bc4900b001cfa00c16b2mr20314100plz.60.1701372520236; Thu, 30 Nov 2023 11:28:40 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701372520; cv=none; d=google.com; s=arc-20160816; b=g0lUOnZVdi4wYS3P3Qgy+shQkB47ExINy0LU/rsiHkeZhFIafK1odMAAmy8d6fFpHd x8PeccaUoVjbhnpuEUkOFuieLeuFUsZy3tdNQkY6ffoymSq1+MzDuurSfYhGrz1lILAD 2AabNuPVHigetzGYISn+xmJfUcoHjmilz7Zp93vd+1fAXUNn4QdrhiZLqLTf+OqlgMO5 i/QPfLLYbWGySCrc3KJghODRgvz446a/peijuzSc87mfxpKEvZgaJyvdciJbx8C52up1 24NR00X0olGmnkqWpdi9SeceEcCpVs1cf95TbRtRIP8nh1FMqVbPiajLDiq83ymRP9P0 wpqg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=9UpzKCa/RVpkoCQ/q+/CquGZQp1sXvz3s53nkLz4C88=; fh=B6SIGgYdCpKOoSDP+oJbc0K//s8cfNTpigTMBiF0I8I=; b=j9lPKY8IS43GfFb4tPrGr9EkVoX9JDzXrHBV6d7lXRG16ad2fIyin1clS9+tQHAyEO fEr6WoEXR95c+FSvgRTJ2GUskBkYKQB9cBbT9y6dANAHrq30P/xd1SOekG78goTdHfi7 f7XvYwYEkEyBZs4uebdb9SvFx2iKDcpLmIy1a5hwQ21FnZIEQnQqKZrzqBhDPBZf6sQn Hyf0hRcY4TiBlTCmtjSr70saxU6StEpv+jq/iYZepNn1D6xMCeF2vV41LjSdQrr9Kn8w MsNNmEylFRoN0rK4xTfbuAyjp2PIKwgXm7MveXfnDN7Gxc+cGZHh+f9ihcMLcT/CO4UR vqoQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=B6WxXecj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from groat.vger.email (groat.vger.email. [23.128.96.35]) by mx.google.com with ESMTPS id y12-20020a17090322cc00b001cffe364a3esi1940242plg.233.2023.11.30.11.28.39 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 30 Nov 2023 11:28:40 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) client-ip=23.128.96.35; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=B6WxXecj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by groat.vger.email (Postfix) with ESMTP id AE58880DB709; Thu, 30 Nov 2023 11:28:37 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at groat.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1376553AbjK3T14 (ORCPT + 99 others); Thu, 30 Nov 2023 14:27:56 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50886 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1376470AbjK3T1p (ORCPT ); Thu, 30 Nov 2023 14:27:45 -0500 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A89AE10E2; Thu, 30 Nov 2023 11:27:49 -0800 (PST) Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3AUD9LtH026416; Thu, 30 Nov 2023 19:27:31 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=9UpzKCa/RVpkoCQ/q+/CquGZQp1sXvz3s53nkLz4C88=; b=B6WxXecjLAr5E5bYNNwBpZKAte7nGbsobNCbc3zBgzm5/S2w8SjQn713AGNJc8GuPwaC oPwrOf9G/2bJ7QoYQs3V8WpyUd0+61s6bpR+VtpAVen38fNBIcuC+ZO6rNg39K1mFkL9 zbl731MxfEjHeLjso5fGkrbO77k9sGTevR/CD0dsYkmp8S4pzaXC1JbmgTFLFjFtYXFW U3UehaZuJjbmYMwf9SCRjNK1euTlRAV3kdjJjObRxxeF1A++DapIiiOsG9SDkXiblxTz utSlIiX1rJ0P5a9Ip/W0dz9MBc488RFcU3P3z5jjVO+m5thes3SGmnwGP6FF13s9L/dL Mw== Received: from nalasppmta03.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3upjsqtb8y-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 30 Nov 2023 19:27:31 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3AUJRTGR030374 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 30 Nov 2023 19:27:29 GMT Received: from blr-ubuntu-253.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Thu, 30 Nov 2023 11:27:22 -0800 From: Sibi Sankar To: , , , , , CC: , , , , , , , , , , , , , , , , , , Sibi Sankar Subject: [PATCH V4 5/5] arm64: defconfig: Enable X1E80100 SoC base configs Date: Fri, 1 Dec 2023 00:56:19 +0530 Message-ID: <20231130192619.29702-6-quic_sibis@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20231130192619.29702-1-quic_sibis@quicinc.com> References: <20231130192619.29702-1-quic_sibis@quicinc.com> MIME-Version: 1.0 X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: XTdL9wZrQxzlHbx8F5qdSL1mgDdWCcfB X-Proofpoint-ORIG-GUID: XTdL9wZrQxzlHbx8F5qdSL1mgDdWCcfB X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-11-30_19,2023-11-30_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 phishscore=0 priorityscore=1501 bulkscore=0 spamscore=0 mlxlogscore=826 malwarescore=0 suspectscore=0 adultscore=0 clxscore=1015 lowpriorityscore=0 mlxscore=0 impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2311060000 definitions=main-2311300143 X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on groat.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (groat.vger.email [0.0.0.0]); Thu, 30 Nov 2023 11:28:37 -0800 (PST) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1784018391730813369 X-GMAIL-MSGID: 1784018391730813369 From: Rajendra Nayak Enable GCC, Pinctrl and Interconnect configs for Qualcomm's X1E80100 SoC which is required to boot X1E80100 QCP/CRD boards to a console shell. The configs are required to be marked as builtin and not modules due to the console driver dependencies. Signed-off-by: Rajendra Nayak Co-developed-by: Sibi Sankar Signed-off-by: Sibi Sankar Reviewed-by: Krzysztof Kozlowski --- arch/arm64/configs/defconfig | 3 +++ 1 file changed, 3 insertions(+) diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 5ad2b841aafc..8d25bd2e634a 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -614,6 +614,7 @@ CONFIG_PINCTRL_SM8450_LPASS_LPI=m CONFIG_PINCTRL_SC8280XP_LPASS_LPI=m CONFIG_PINCTRL_SM8550=y CONFIG_PINCTRL_SM8550_LPASS_LPI=m +CONFIG_PINCTRL_X1E80100=y CONFIG_PINCTRL_LPASS_LPI=m CONFIG_GPIO_AGGREGATOR=m CONFIG_GPIO_ALTERA=m @@ -1267,6 +1268,7 @@ CONFIG_SM_GPUCC_6115=m CONFIG_SM_GPUCC_8150=y CONFIG_SM_GPUCC_8250=y CONFIG_SM_VIDEOCC_8250=y +CONFIG_X1E_GCC_80100=y CONFIG_QCOM_HFPLL=y CONFIG_CLK_GFM_LPASS_SM8250=m CONFIG_CLK_RCAR_USB2_CLOCK_SEL=y @@ -1525,6 +1527,7 @@ CONFIG_INTERCONNECT_QCOM_SM8250=m CONFIG_INTERCONNECT_QCOM_SM8350=m CONFIG_INTERCONNECT_QCOM_SM8450=y CONFIG_INTERCONNECT_QCOM_SM8550=y +CONFIG_INTERCONNECT_QCOM_X1E80100=y CONFIG_COUNTER=m CONFIG_RZ_MTU3_CNT=m CONFIG_HTE=y