Message ID | 20231129103325.24854-7-quic_tengfan@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:a5a7:0:b0:403:3b70:6f57 with SMTP id d7csp246517vqn; Wed, 29 Nov 2023 02:35:49 -0800 (PST) X-Google-Smtp-Source: AGHT+IFwOSrlheoVA2HCH24/zCT8KmxOijf6e4Eye2fkebB2+pFsVKcRRMy/ZiMEzPVM37OOjLbg X-Received: by 2002:a17:90b:1e4f:b0:285:a65c:64e7 with SMTP id pi15-20020a17090b1e4f00b00285a65c64e7mr12184139pjb.18.1701254149048; Wed, 29 Nov 2023 02:35:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1701254149; cv=none; d=google.com; s=arc-20160816; b=MBZKnG7vbsM6fyhuMDqrQb3HWOUGlt5FFnNfNJZ64uVeXRwQ6+IbQ/guYc+aYc2kDS x7KxN1d7Cc6UEUMsjQ8v0h1JDnvARqcalMTKUVoSciSMGUncVvPiEY3G/Oi/iqttyiLG j/LbGzQQutE7LdLzq6NGnWw03bV08R3MaHBo5QAANvRK1tCb0OJhqhN5J6XIS+t1YSFR r7tS2BGO1htHikMok14tvTJ41mfBuKQJvKYkN4bBPI8QejdtJVZBE6CZV108DhJG89+K fFPGUWXviIGm5qfysupI1NXzkYfM/oVV/win6eCItlhsPYF9/wG725nSEoX0QlDMQWTT trVw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=fMtWRTMAFXeAjy1ryWjc1MTDxKybHBog/v5ERU3eT3E=; fh=jLcIigoZUJbU7n3xFGZfVKYHbDRfSbM5FBZqXG+l2kE=; b=DPAJMtvYAEfssn5YXScQErvSHsm1q46lXyiqyVocEpaMkDSf7UZdD95c6XM+a6+/np usYnyKPghvWZsce4QwuJguqT/u8WFRG5Nv7gsJUdaThamdFPpMi9EcIjryQwshfdJQ/v 2IlEHLGi2Nlhtbp/zQjQRZHY1kyn+ViodeMEuDNx+VeTZq+NKfeZIBz2TKXNK9BPXUEe a0wmG27Mp5mzxjmE8jZcw/QSnUQmTJ9pg4rCx6GrJM+vGLWmj3RXZsC+swGjnplpHq1O kpXUIhXsRPpFvayZItw+VDdr1Y8Q/FNWmTFKXaPhF99HNk+Gg/LZid/DaEsfMwO4cO+F bLNg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=VNUDt3pg; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from snail.vger.email (snail.vger.email. [23.128.96.37]) by mx.google.com with ESMTPS id mi1-20020a17090b4b4100b0028076ad83e0si1045041pjb.40.2023.11.29.02.35.48 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 29 Nov 2023 02:35:49 -0800 (PST) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) client-ip=23.128.96.37; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=VNUDt3pg; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by snail.vger.email (Postfix) with ESMTP id AA47F80C65F8; Wed, 29 Nov 2023 02:35:47 -0800 (PST) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.11 at snail.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230163AbjK2Kfc (ORCPT <rfc822;toshivichauhan@gmail.com> + 99 others); Wed, 29 Nov 2023 05:35:32 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57052 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230043AbjK2KfS (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 29 Nov 2023 05:35:18 -0500 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 6D8511FEF; Wed, 29 Nov 2023 02:34:55 -0800 (PST) Received: from pps.filterd (m0279872.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3AT40FYN013390; Wed, 29 Nov 2023 10:34:52 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=qcppdkim1; bh=fMtWRTMAFXeAjy1ryWjc1MTDxKybHBog/v5ERU3eT3E=; b=VNUDt3pg3OjbPqaW25CPvjAF6C7+yd8svR+LZg/Zh1ZzcOpLqUA4cOdwVYKl5SONivnn 9ljMkF3SZbphkHEtdAB+JqrD4ijMAq0Z89ZuFlEyXLQNq6GIgcXrEisjXLyKQFBDlFgX gl6nF3W9ikbdXlv0d8Cat+tCdxLzWLjoiKHootN+wfxnVj4iTfhacIIt5g8sgNDevf9T Fw4iofoklsrU+BcqlMQKIHw6+X7pxi3HkWWU6G39Cf0e/iy8CwtSiiYbFLfOJANq1hvG T++xqmhQ7gfUFWlwNz83SYTnxTEPA6xv4dRrpSDpyuWYCxp4UUIHULo/jx7aHYlNh4cy tA== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3unnpesyv9-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 29 Nov 2023 10:34:52 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3ATAYobn023977 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 29 Nov 2023 10:34:50 GMT Received: from tengfan2-gv.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.40; Wed, 29 Nov 2023 02:34:45 -0800 From: Tengfei Fan <quic_tengfan@quicinc.com> To: <agross@kernel.org>, <andersson@kernel.org>, <konrad.dybcio@linaro.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org> CC: <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <kernel@quicinc.com>, Tengfei Fan <quic_tengfan@quicinc.com> Subject: [PATCH v7 6/6] arm64: defconfig: enable clock controller and pinctrl Date: Wed, 29 Nov 2023 18:33:25 +0800 Message-ID: <20231129103325.24854-7-quic_tengfan@quicinc.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20231129103325.24854-1-quic_tengfan@quicinc.com> References: <20231129103325.24854-1-quic_tengfan@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: Pexywgp-pTKWLuxG2wHM51RPVuTWbOo9 X-Proofpoint-ORIG-GUID: Pexywgp-pTKWLuxG2wHM51RPVuTWbOo9 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.997,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-11-29_07,2023-11-29_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 impostorscore=0 mlxscore=0 phishscore=0 mlxlogscore=532 priorityscore=1501 adultscore=0 clxscore=1015 bulkscore=0 malwarescore=0 suspectscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2311060000 definitions=main-2311290078 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Wed, 29 Nov 2023 02:35:47 -0800 (PST) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1783894270263784559 X-GMAIL-MSGID: 1783894270263784559 |
Series |
soc: qcom: Add uart console support for SM4450
|
|
Commit Message
Tengfei Fan
Nov. 29, 2023, 10:33 a.m. UTC
Enable global clock controller and pinctrl for support the Qualcomm SM4450 platform to boot to UART console. The serial engine depends on some global clock controller and pinctrl, but as the serial console driver is only available as built-in, so the global clock controller and pinctrl also needs be built-in for the UART device to probe and register the console. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Tengfei Fan <quic_tengfan@quicinc.com> --- arch/arm64/configs/defconfig | 2 ++ 1 file changed, 2 insertions(+)
diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 5ad2b841aafc..a8cf31b62e19 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -599,6 +599,7 @@ CONFIG_PINCTRL_SC8280XP=y CONFIG_PINCTRL_SDM660=y CONFIG_PINCTRL_SDM670=y CONFIG_PINCTRL_SDM845=y +CONFIG_PINCTRL_SM4450=y CONFIG_PINCTRL_SM6115=y CONFIG_PINCTRL_SM6115_LPASS_LPI=m CONFIG_PINCTRL_SM6125=y @@ -1258,6 +1259,7 @@ CONFIG_SM_DISPCC_6115=m CONFIG_SM_DISPCC_8250=y CONFIG_SM_DISPCC_8450=m CONFIG_SM_DISPCC_8550=m +CONFIG_SM_GCC_4450=y CONFIG_SM_GCC_6115=y CONFIG_SM_GCC_8350=y CONFIG_SM_GCC_8450=y