Message ID | 20231103230339.966792-1-quic_eberman@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:8f47:0:b0:403:3b70:6f57 with SMTP id j7csp1358580vqu; Fri, 3 Nov 2023 16:04:56 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFTIJa97M1sGJdJdBN3fjiD9NjnjtH6ubnfNX8JtAVve78ktGIhuWrSFpzB0sIdN6yXZuF3 X-Received: by 2002:a05:6e02:2167:b0:359:680f:b2cf with SMTP id s7-20020a056e02216700b00359680fb2cfmr3223364ilv.15.1699052696485; Fri, 03 Nov 2023 16:04:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1699052696; cv=none; d=google.com; s=arc-20160816; b=XEoYxlLGJt3ifvC/z7cZ9hrnFnRnPvoWGxkDwB62LqB9WKWVFfHZR7K2ijuydpobV7 Es7yDKj0azPGN7SZ0shfMo+Fi0U2abpXJ0ytr4CsG484D9NQBr2QpBd47LGBN14EHbdb ghFihRSTogC6/edSfSETbx0zepBtgQGqvU4TTXVM3MzcWuf8D0E034ubumvavn6WXJEl Fb2j9rYAvyTLhc5Oj5Ny+sEDn3Of0jhpS5MGSsgwRklkZos2Q+jmLCoQmoy+TPxupeGm ErqedEfUE+uvFlsMvVe3UT6TSCTs7YUGg7Jic5I6P8NK/eREGt3dwBHcy2mgxwOFaujK kySg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=s8knxBMKPMNJo7nmqH7ZsdW49wpVdAq1zGXBk0t/Zdc=; fh=jbuIX6fDkXhwGjmkZaVQSLcpKu235s/ulydTLtPoPtE=; b=V5b86Zx/pXJcE0GmnzvgfLI+WhU3xuHAeb5onFwGKGpupD0RDdpwsiWKCJi4U2D0CR WQvJrg16DdOCLsH3JQo4o4IZHeaUZRBThWr9gEXEg7VoCPZkh3pVT6bhfTLmGzIoE2Zi SWSNc3JzR6xY1/wXk0s7yrJGi5RyuctHHwFWvJQUZqqv7toV35bEo4t9nyDjJVMyw8M+ crSu/V0DdVqW0PzAPLqnDMmsYA5Pcc5CPP0bMalZvQrV05OInV89Sf2Wfz0pTl+zBpKR rApW8WLgTrUn409QXpTC96iBKMh5GdpoFqSdHmk1+iRSaY6rfU4PZaI9XIawW8l1p1bN nYCw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=bdMPKHKh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:8 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from fry.vger.email (fry.vger.email. [2620:137:e000::3:8]) by mx.google.com with ESMTPS id ca5-20020a056a02068500b00578da80ac3dsi2684594pgb.80.2023.11.03.16.04.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 03 Nov 2023 16:04:56 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:8 as permitted sender) client-ip=2620:137:e000::3:8; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=bdMPKHKh; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:8 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by fry.vger.email (Postfix) with ESMTP id BA4B480879DD; Fri, 3 Nov 2023 16:04:53 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at fry.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231172AbjKCXEg (ORCPT <rfc822;heyuhang3455@gmail.com> + 35 others); Fri, 3 Nov 2023 19:04:36 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59108 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230521AbjKCXEe (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Fri, 3 Nov 2023 19:04:34 -0400 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EDDB3D48; Fri, 3 Nov 2023 16:04:31 -0700 (PDT) Received: from pps.filterd (m0279862.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 3A3MbHOt023566; Fri, 3 Nov 2023 23:04:17 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : mime-version : content-transfer-encoding : content-type; s=qcppdkim1; bh=s8knxBMKPMNJo7nmqH7ZsdW49wpVdAq1zGXBk0t/Zdc=; b=bdMPKHKhLzFqiFqts9um4XlXPnh13tR/ScY467LYC7NLxn4kdNCHZ5A29uZq2RRAfXcy Isk9vc8tVH7BT3yldRy6PmKMc2SaxvKJFgOBn2DMNexscDeWlq0QomBCyxUWV1mSX5E3 G8l9oUBYDA7Eom2pr4im5C7CxnZqeTN4gMlX5k0V2EZSdDJihYqY1PJULZeDteHEpT9E UMrd/hXPJRE8rr5yhqcDrD1XWtE1UOBxD8ZjTI23wrOna+KgKlM1SnptsA0TbDwCnkV7 PgIqNxhCQ8RzDVH/mmljf+A6EjtEsl2i61RTE9NuOYn1NWutJP0VaG9i72ozURFLC+Dm wg== Received: from nasanppmta03.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3u4ss9a4nt-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 03 Nov 2023 23:04:17 +0000 Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com [10.46.141.250]) by NASANPPMTA03.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 3A3N42nZ031186 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Fri, 3 Nov 2023 23:04:02 GMT Received: from hu-eberman-lv.qualcomm.com (10.49.16.6) by nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.39; Fri, 3 Nov 2023 16:04:01 -0700 From: Elliot Berman <quic_eberman@quicinc.com> To: Andy Gross <agross@kernel.org>, Bjorn Andersson <andersson@kernel.org>, Konrad Dybcio <konrad.dybcio@linaro.org>, Vinod Koul <vkoul@kernel.org>, Kishon Vijay Abraham I <kishon@kernel.org>, Rob Herring <robh+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Conor Dooley <conor+dt@kernel.org>, Dmitry Baryshkov <dmitry.baryshkov@linaro.org> CC: Elliot Berman <quic_eberman@quicinc.com>, Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>, <linux-arm-msm@vger.kernel.org>, <linux-phy@lists.infradead.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org> Subject: [PATCH] dt-bindings: phy: Document sm8450 pcie phys as having 4 clocks Date: Fri, 3 Nov 2023 16:03:38 -0700 Message-ID: <20231103230339.966792-1-quic_eberman@quicinc.com> X-Mailer: git-send-email 2.41.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Originating-IP: [10.49.16.6] X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To nasanex01b.na.qualcomm.com (10.46.141.250) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: JOQdTbWey_jJ5HM3MDQENUNPr4Hi7Bye X-Proofpoint-GUID: JOQdTbWey_jJ5HM3MDQENUNPr4Hi7Bye X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.272,Aquarius:18.0.987,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-11-03_21,2023-11-02_03,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 bulkscore=0 malwarescore=0 phishscore=0 impostorscore=0 clxscore=1011 mlxscore=0 mlxlogscore=815 suspectscore=0 spamscore=0 adultscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2310240000 definitions=main-2311030196 X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on fry.vger.email Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (fry.vger.email [0.0.0.0]); Fri, 03 Nov 2023 16:04:53 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1781585880123852210 X-GMAIL-MSGID: 1781585880123852210 |
Series |
dt-bindings: phy: Document sm8450 pcie phys as having 4 clocks
|
|
Commit Message
Elliot Berman
Nov. 3, 2023, 11:03 p.m. UTC
I noticed while running make dtbs_check that
qcom,sm8450-qmp-gen3x1-pcie-phy and qcom,sm8450-qmp-gen4x2-pcie-phy have
4 clocks, not 5. There was also a typo for the 8450 bindings:
s/gen3x2/gen4x2/.
Update the bindings to reflect the correct number of required clocks.
Cc: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Fixes: 505fb2541678 ("dt-bindings: phy: migrate QMP PCIe PHY bindings to qcom,sc8280xp-qmp-pcie-phy.yaml")
Signed-off-by: Elliot Berman <quic_eberman@quicinc.com>
---
.../bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml | 16 ++++++++++++++--
1 file changed, 14 insertions(+), 2 deletions(-)
Comments
On Fri, 03 Nov 2023 16:03:38 -0700, Elliot Berman wrote: > I noticed while running make dtbs_check that > qcom,sm8450-qmp-gen3x1-pcie-phy and qcom,sm8450-qmp-gen4x2-pcie-phy have > 4 clocks, not 5. There was also a typo for the 8450 bindings: > s/gen3x2/gen4x2/. > > Update the bindings to reflect the correct number of required clocks. > > Cc: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> > Fixes: 505fb2541678 ("dt-bindings: phy: migrate QMP PCIe PHY bindings to qcom,sc8280xp-qmp-pcie-phy.yaml") > Signed-off-by: Elliot Berman <quic_eberman@quicinc.com> > --- > .../bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml | 16 ++++++++++++++-- > 1 file changed, 14 insertions(+), 2 deletions(-) > Acked-by: Rob Herring <robh@kernel.org>
On Fri, Nov 03, 2023 at 04:03:38PM -0700, Elliot Berman wrote: > I noticed while running make dtbs_check that > qcom,sm8450-qmp-gen3x1-pcie-phy and qcom,sm8450-qmp-gen4x2-pcie-phy have > 4 clocks, not 5. There was also a typo for the 8450 bindings: > s/gen3x2/gen4x2/. > > Update the bindings to reflect the correct number of required clocks. > > Cc: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> > Fixes: 505fb2541678 ("dt-bindings: phy: migrate QMP PCIe PHY bindings to qcom,sc8280xp-qmp-pcie-phy.yaml") > Signed-off-by: Elliot Berman <quic_eberman@quicinc.com> > --- > .../bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml | 16 ++++++++++++++-- > 1 file changed, 14 insertions(+), 2 deletions(-) > > diff --git a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml > index 2c3d6553a7ba..1768f2016a9f 100644 > --- a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml > +++ b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml > @@ -128,6 +128,20 @@ allOf: > reg: > maxItems: 1 > > + - if: > + properties: > + compatible: > + contains: > + enum: > + - qcom,sm8450-qmp-gen3x1-pcie-phy > + - qcom,sm8450-qmp-gen4x2-pcie-phy > + then: > + properties: > + clocks: > + minItems: 4 > + clock-names: > + minItems: 4 > + I'm not sure which tree you think you're looking at but this is clearly not correct. The phy nodes in arch/arm64/boot/dts/qcom/sm8450.dtsi have five clocks defined. Johan
On 11/15/2023 2:15 AM, Johan Hovold wrote: > On Fri, Nov 03, 2023 at 04:03:38PM -0700, Elliot Berman wrote: >> I noticed while running make dtbs_check that >> qcom,sm8450-qmp-gen3x1-pcie-phy and qcom,sm8450-qmp-gen4x2-pcie-phy have >> 4 clocks, not 5. There was also a typo for the 8450 bindings: >> s/gen3x2/gen4x2/. >> >> Update the bindings to reflect the correct number of required clocks. >> >> Cc: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> >> Fixes: 505fb2541678 ("dt-bindings: phy: migrate QMP PCIe PHY bindings to qcom,sc8280xp-qmp-pcie-phy.yaml") >> Signed-off-by: Elliot Berman <quic_eberman@quicinc.com> >> --- >> .../bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml | 16 ++++++++++++++-- >> 1 file changed, 14 insertions(+), 2 deletions(-) >> >> diff --git a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml >> index 2c3d6553a7ba..1768f2016a9f 100644 >> --- a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml >> +++ b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml >> @@ -128,6 +128,20 @@ allOf: >> reg: >> maxItems: 1 >> >> + - if: >> + properties: >> + compatible: >> + contains: >> + enum: >> + - qcom,sm8450-qmp-gen3x1-pcie-phy >> + - qcom,sm8450-qmp-gen4x2-pcie-phy >> + then: >> + properties: >> + clocks: >> + minItems: 4 >> + clock-names: >> + minItems: 4 >> + > > I'm not sure which tree you think you're looking at but this is clearly > not correct. > > The phy nodes in arch/arm64/boot/dts/qcom/sm8450.dtsi have five clocks > defined. > You're right, next now has 5 clocks for 8450. -next vs. tip of tree strikes me again :) I'll send out a fix for just the typo tomorrow/Friday when I do another sweep of dtbs_check (on next/master instead of torvalds/master). > Johan
diff --git a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml index 2c3d6553a7ba..1768f2016a9f 100644 --- a/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml +++ b/Documentation/devicetree/bindings/phy/qcom,sc8280xp-qmp-pcie-phy.yaml @@ -128,6 +128,20 @@ allOf: reg: maxItems: 1 + - if: + properties: + compatible: + contains: + enum: + - qcom,sm8450-qmp-gen3x1-pcie-phy + - qcom,sm8450-qmp-gen4x2-pcie-phy + then: + properties: + clocks: + minItems: 4 + clock-names: + minItems: 4 + - if: properties: compatible: @@ -143,8 +157,6 @@ allOf: - qcom,sm8250-qmp-gen3x2-pcie-phy - qcom,sm8250-qmp-modem-pcie-phy - qcom,sm8350-qmp-gen3x1-pcie-phy - - qcom,sm8450-qmp-gen3x1-pcie-phy - - qcom,sm8450-qmp-gen3x2-pcie-phy - qcom,sm8550-qmp-gen3x2-pcie-phy - qcom,sm8550-qmp-gen4x2-pcie-phy then: