From patchwork Mon Oct 30 09:57:48 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Neil Armstrong X-Patchwork-Id: 159605 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:d641:0:b0:403:3b70:6f57 with SMTP id cy1csp2091674vqb; Mon, 30 Oct 2023 02:58:12 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFP9L6jBQ8/yPC1mYP2TMt7NBViwMgi/xssvqIcZVUf1uBqN7NkNHL85ngvBoiF4wXuow12 X-Received: by 2002:a05:6a00:80c:b0:68a:4bef:5f9a with SMTP id m12-20020a056a00080c00b0068a4bef5f9amr7551097pfk.0.1698659892307; Mon, 30 Oct 2023 02:58:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1698659892; cv=none; d=google.com; s=arc-20160816; b=miGxksqZtDMQt+OKCSzEAD+a+zMwf40wCken1z17EEpIzGK9oOBvzyOCRU6YFF1egl aFJpJovON/RUXMsZzBjhRDxiH0+zdG8baTXLiqi5ix5N1oZ3a3cSFNN4BPTJNND/Vpu5 /DFZUjRUPl0tYf0ssVjiil2juSwTOiu0YctWedxclQDneJHxLjyZXvGPA8/B1QlUNL+f d60l36OD7twOEuOingYw+VHW5J4b/Altxk4mEy7rt/c4KMB6fY2kruuOkk4OGuTp2gz6 b8EKxYqt5ZtuKvE2pSitUTwbZsDED4+jyeeeyfgMFcmZpdu64T3/LpX+DUbuQ9NZqxmN BmNg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from :dkim-signature; bh=yNd3AeGCVSnzQ1ftn/S6PEuI+M4h7WzEjrx2nNVNWbU=; fh=sVaET2JkBJwY8MFNngRy02Jgy/kl0FWFAfF1n1nRPlc=; b=W/U1YmWWIQtgLF3yMZCvmXbsFS4RBACGF8n3g2r3t4xpNOaTvRCySrjGnnyBwLU9BW D9gptylbwjfqWmEo/xiUdAOX/Q3bx/1KFNlchcc9tEtk92wZdbG7Fx2Yj6FX1z5T+L/l ByxdqtTXfVSZjhwNal69l1kz242UB4zOc0TQdXTGdVcXIkcRDHbbdI+a7yykgepPMv6i 6DEPES/KWjHzK12KLf+39GDfhcFaSgTuh2+MjlqrrTpnsa+mVGDIZ4EZ0Yff5yo7Ipet Eidnmy+dAJoUW/Nz/ZDm3fVpICPsvFK9tLNHdLm4I95Ab/8nFmrsxrmnY/34c5uJ77fA T46w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=T6UXUKoq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from snail.vger.email (snail.vger.email. [2620:137:e000::3:7]) by mx.google.com with ESMTPS id m130-20020a633f88000000b005a9fde46fa1si4721418pga.343.2023.10.30.02.58.11 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 30 Oct 2023 02:58:12 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) client-ip=2620:137:e000::3:7; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=T6UXUKoq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by snail.vger.email (Postfix) with ESMTP id 482238075918; Mon, 30 Oct 2023 02:58:11 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at snail.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232628AbjJ3J6I (ORCPT + 31 others); Mon, 30 Oct 2023 05:58:08 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:58692 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232505AbjJ3J6C (ORCPT ); Mon, 30 Oct 2023 05:58:02 -0400 Received: from mail-wm1-x336.google.com (mail-wm1-x336.google.com [IPv6:2a00:1450:4864:20::336]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 00B141B6 for ; Mon, 30 Oct 2023 02:57:59 -0700 (PDT) Received: by mail-wm1-x336.google.com with SMTP id 5b1f17b1804b1-4084b0223ccso33437945e9.2 for ; Mon, 30 Oct 2023 02:57:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1698659878; x=1699264678; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=yNd3AeGCVSnzQ1ftn/S6PEuI+M4h7WzEjrx2nNVNWbU=; b=T6UXUKoqfm1WGy1gEX3CtEO0yaP3aR5uUWvUte09AFAD/ky3Ydy7OQrzGrvM52JAbA WR/xY5y+3oMxlQke1Ox1t5abW/hS91maBnZIs5xbRSmXMmnaY8l6Z7ldebbrBklcobcO 0QtH8FZ/AziDpVnBm7Sclyhy244drhAphV8Dx/VxvCK9dl9NY5LvmyBKROkWB6Ztt8HO Rh1a0xALtGBDNMKKd8LK9z7wxwxMgslhsXJC8N6xDl4NNA57KelPrq1a9/aarnYmKPTO mYqFVGXZBkYf2u+F4zVZcJYVFEUmMABh9zZHcM5IQhMZf8CPQnz/XVcMG8zjiZ2PwiPf vjsQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1698659878; x=1699264678; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=yNd3AeGCVSnzQ1ftn/S6PEuI+M4h7WzEjrx2nNVNWbU=; b=BZLfgy5jrzzspVsngD5c7eVrZB1jpFPfzIam6/2PGggolLLUBofDDWj6ROHDHn1o8V FZmZrRUvsW/YFdXjgNnoIk/rdUL7/ofXjaK/IGBRUQn17ZGmPUGuOsV3iZUPb5qZ8dEA 5jSKH9i+O6T6udthew3JC0kpmu4UOQAf5dObFZrXgqCT+9xxL4dKyFJJsjJ5IBbellRO v6DxmvBfKqt5Jdp14jYo+uoKJhpNcInlJTJhHi9py9qrhuRgpv448FSCFfXK9puJLnFi ObGvs9Y0NkZI4DhHybj070fw9Nh+X+5Iahi0snlVykF5ltJwrm/hB117xlHuXG2wa0Mt 2nnQ== X-Gm-Message-State: AOJu0Yx5ZdxTHRww/rZiPtGuF08zEhQ4i1xcHdrPA4IlrYNTihytZ2Wh oGG2SZ0+jCu9tqSFLaT8+q78hw== X-Received: by 2002:a05:600c:154e:b0:408:4083:fbf2 with SMTP id f14-20020a05600c154e00b004084083fbf2mr7501948wmg.22.1698659878437; Mon, 30 Oct 2023 02:57:58 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id a1-20020a05600c348100b00402ff8d6086sm8703714wmq.18.2023.10.30.02.57.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 30 Oct 2023 02:57:58 -0700 (PDT) From: Neil Armstrong Date: Mon, 30 Oct 2023 10:57:48 +0100 Subject: [PATCH v2 01/10] dt-bindings: clock: qcom: document the SM8650 TCSR Clock Controller MIME-Version: 1.0 Message-Id: <20231030-topic-sm8650-upstream-clocks-v2-1-144333e086a2@linaro.org> References: <20231030-topic-sm8650-upstream-clocks-v2-0-144333e086a2@linaro.org> In-Reply-To: <20231030-topic-sm8650-upstream-clocks-v2-0-144333e086a2@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Taniya Das Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2592; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=BUnCHwJkhLEZyj1jsY44VfOjTrmLZR5xp+ZtKIICQvk=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBlP34gF1prqmwKVzv86eULJm9VmLkZlArIesxDCKmI JkD5ureJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZT9+IAAKCRB33NvayMhJ0cwsD/ 9u6CvEtl7cC+g0ZJ6vTG5uIIN9O+7Fg8Te6t22caqdxCk6WH0yhm2oFWR8dHf9hcyTOER+n9W1k4vH zR3KLsm45KteylXOzHQBDkBpOqwaPuh1DlvGaM8CdZ2HEE5Y5Ne783Oh+UbKj6YC4oPBCSU8MgrgiY Nm1H4e9cyM2gfTl+kwmNszVJe2vKAw+OR1P/srwk1VxzBysIXEdEpChsE6XA2JCoTV1yiv9V5BsxJl A/6nuyEAOU4JqLH18Jmsmcix4/G9DS65XczdJfyesZbnla/JVaX5owwzDie6N4xXnSI05gao0eompq VUqT3oX6qCSJBks0nOBAmMzL8ZqoJzUlZoNtu426jw1cu+6Loi3RPiZw+BofROu6bnVJXXovUga2os RsiE+c3XHleQPAO53bxuMozt+GaXEWxNkvFBwu3kPm8Bbbx75tNj8TF0e4Ly0UzPhyGGz4FFf+Xhfg F4RIahbxecb8/QXgNph1qANKYL5opcP1rnYdWrUFCkJLR1MY2ACdt00HFhEcIfuDUwdWcdud/1DGhw Y05s4mCSLAVdB0/4AyTD/HslyeMN9iN7Ty+73Hrfasm7M7ErlGBShnHVHOOy0+xhT61TVitQUrE7ex blcZFzL3FoFtVPxbkgDHXYHU3+cYy7dWC8pcO+XIZCNgJmxCTGUPvTzfOY+Q== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Mon, 30 Oct 2023 02:58:11 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1781173995241567628 X-GMAIL-MSGID: 1781173995241567628 Add bindings documentation for the SM8650 TCSR Clock Controller. Signed-off-by: Neil Armstrong --- .../bindings/clock/qcom,sm8650-tcsr.yaml | 55 ++++++++++++++++++++++ include/dt-bindings/clock/qcom,sm8650-tcsr.h | 18 +++++++ 2 files changed, 73 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8650-tcsr.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8650-tcsr.yaml new file mode 100644 index 000000000000..1df8c29fc1a2 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,sm8650-tcsr.yaml @@ -0,0 +1,55 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/qcom,sm8650-tcsr.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm TCSR Clock Controller on SM8650 + +maintainers: + - Bjorn Andersson + +description: | + Qualcomm TCSR clock control module provides the clocks, resets and + power domains on SM8650 + + See also:: include/dt-bindings/clock/qcom,sm8650-tcsr.h + +properties: + compatible: + items: + - const: qcom,sm8650-tcsr + - const: syscon + + clocks: + items: + - description: TCXO pad clock + + reg: + maxItems: 1 + + '#clock-cells': + const: 1 + + '#reset-cells': + const: 1 + +required: + - compatible + - clocks + +additionalProperties: false + +examples: + - | + #include + + clock-controller@1fc0000 { + compatible = "qcom,sm8650-tcsr", "syscon"; + reg = <0x1fc0000 0x30000>; + clocks = <&rpmhcc RPMH_CXO_CLK>; + #clock-cells = <1>; + #reset-cells = <1>; + }; + +... diff --git a/include/dt-bindings/clock/qcom,sm8650-tcsr.h b/include/dt-bindings/clock/qcom,sm8650-tcsr.h new file mode 100644 index 000000000000..b2c72d492f1f --- /dev/null +++ b/include/dt-bindings/clock/qcom,sm8650-tcsr.h @@ -0,0 +1,18 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved. + * Copyright (c) 2023, Linaro Limited + */ + +#ifndef _DT_BINDINGS_CLK_QCOM_TCSR_CC_SM8650_H +#define _DT_BINDINGS_CLK_QCOM_TCSR_CC_SM8650_H + +/* TCSR CC clocks */ +#define TCSR_PCIE_0_CLKREF_EN 0 +#define TCSR_PCIE_1_CLKREF_EN 1 +#define TCSR_UFS_CLKREF_EN 2 +#define TCSR_UFS_PAD_CLKREF_EN 3 +#define TCSR_USB2_CLKREF_EN 4 +#define TCSR_USB3_CLKREF_EN 5 + +#endif