Message ID | 20231029194607.379459-8-suijingfeng@loongson.cn |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:d641:0:b0:403:3b70:6f57 with SMTP id cy1csp1831974vqb; Sun, 29 Oct 2023 12:47:32 -0700 (PDT) X-Google-Smtp-Source: AGHT+IExe3wtWBs2TXIOVAvdHpVYP6HzeJf/T/eeAvXhR6gCQahFMUOojPxDVFbZCrXvir4Ui+SB X-Received: by 2002:a05:6358:99a3:b0:168:e922:cba9 with SMTP id j35-20020a05635899a300b00168e922cba9mr8708078rwb.20.1698608852547; Sun, 29 Oct 2023 12:47:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1698608852; cv=none; d=google.com; s=arc-20160816; b=cFzptGwec7pDrWqYOQPmSYQMg4xf+m/61kT98+LRDhhMPs8HCPRa32ocK6nHm2HNuU djpl/lkFUf/vJ6rRH2NNIGFTuaBN/BMXGvoRj30X2Ob1/WPSGW8KFB0nhduhnY+fAJMX BLV8RlrHwfdHV+87P92RacCpJDIGoGYwraojjMPOUrIxi2NfHd88a/aPtZYayRNCbBnS RIwKj2qE0o5uBYmGj+qtQZGdO3m8HHu/ktuCVMHj00xtqnGQQNOJJ0Wl5kRNZZr2Flc1 Vt4OGhagZLevYD/WAV+F8IezFHa20tIkcSNXPQVFWbup8XoHIydV0+GYGlwjTAV1navI TLtQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=Ewda1mYKvupl0n+GNMnctu0KRGdMdkSUGItASMQtG7E=; fh=E4IHGZ2HGRuNU3iuhglIJe36ussdVU4dBtmdj2I6SyA=; b=C7v+FlvN8TaQXKrwzAVHGc10fePDIiXlO8svsE0g77bBmVs+6NTkGBUvBWxrxH1PPn eebbIWapZv0mGguYzmAeDqdPfR8Y7gvYYdjdlOEB/Qz4NQdBQKVxshMtbpzVAPcLv6qr D3lxOUgqCE10dysgUNQbBmDv9yxOLLHFALQxJqIPDsVh/xktQGImDSX9RdOAvxofezOC X4tXSClm0HDfVOoE0ksOw0z4r/DQyZboU95bjHY3vTYtf+SiSZoZUh8vA90lUXf81F/u O5YNwtidEq10xrRoQgdpEew03gAJJUI5Yq50veBUdS5zFhsEfZXXKZQ+1ljGiElB3r5k XQkw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from pete.vger.email (pete.vger.email. [23.128.96.36]) by mx.google.com with ESMTPS id w18-20020a17090aea1200b002774c17dd73si3896178pjy.11.2023.10.29.12.47.32 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 29 Oct 2023 12:47:32 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) client-ip=23.128.96.36; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by pete.vger.email (Postfix) with ESMTP id 3920E8065E2D; Sun, 29 Oct 2023 12:47:22 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at pete.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230420AbjJ2Tqe (ORCPT <rfc822;fengqi706@gmail.com> + 30 others); Sun, 29 Oct 2023 15:46:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34546 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230380AbjJ2TqR (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Sun, 29 Oct 2023 15:46:17 -0400 Received: from mail.loongson.cn (mail.loongson.cn [114.242.206.163]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 53F00C6 for <linux-kernel@vger.kernel.org>; Sun, 29 Oct 2023 12:46:15 -0700 (PDT) Received: from loongson.cn (unknown [10.20.42.43]) by gateway (Coremail) with SMTP id _____8Cxh+iGtj5lyps1AA--.3638S3; Mon, 30 Oct 2023 03:46:14 +0800 (CST) Received: from openarena.loongson.cn (unknown [10.20.42.43]) by localhost.localdomain (Coremail) with SMTP id AQAAf8AxXNx+tj5lKq02AA--.51878S9; Mon, 30 Oct 2023 03:46:13 +0800 (CST) From: Sui Jingfeng <suijingfeng@loongson.cn> To: Maxime Ripard <mripard@kernel.org>, Thomas Zimmermann <tzimmermann@suse.de> Cc: dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org Subject: [PATCH 7/8] drm/loongson: Support to infer DC reversion from CPU's PRID value Date: Mon, 30 Oct 2023 03:46:06 +0800 Message-Id: <20231029194607.379459-8-suijingfeng@loongson.cn> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231029194607.379459-1-suijingfeng@loongson.cn> References: <20231029194607.379459-1-suijingfeng@loongson.cn> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-CM-TRANSID: AQAAf8AxXNx+tj5lKq02AA--.51878S9 X-CM-SenderInfo: xvxlyxpqjiv03j6o00pqjv00gofq/ X-Coremail-Antispam: 1Uk129KBj93XoWxJw4kKw4UCw15AF1ruFWfJFc_yoWrGw4xpr ZxAFySkryDGw12y39xAr18Aa4fAa4fXFZ3uFZ2kw1qgw1UAa4UWFyUCF4YvrZrZryxJry2 v3sakrWUuF1aywcCm3ZEXasCq-sJn29KB7ZKAUJUUUUr529EdanIXcx71UUUUU7KY7ZEXa sCq-sGcSsGvfJ3Ic02F40EFcxC0VAKzVAqx4xG6I80ebIjqfuFe4nvWSU5nxnvy29KBjDU 0xBIdaVrnRJUUU90b4IE77IF4wAFF20E14v26r1j6r4UM7CY07I20VC2zVCF04k26cxKx2 IYs7xG6rWj6s0DM7CIcVAFz4kK6r1Y6r17M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48v e4kI8wA2z4x0Y4vE2Ix0cI8IcVAFwI0_Xr0_Ar1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI 0_Gr0_Cr1l84ACjcxK6I8E87Iv67AKxVWxJVW8Jr1l84ACjcxK6I8E87Iv6xkF7I0E14v2 6r4j6r4UJwAaw2AFwI0_Jrv_JF1le2I262IYc4CY6c8Ij28IcVAaY2xG8wAqjxCEc2xF0c Ia020Ex4CE44I27wAqx4xG64xvF2IEw4CE5I8CrVC2j2WlYx0E2Ix0cI8IcVAFwI0_Jw0_ WrylYx0Ex4A2jsIE14v26r4j6F4UMcvjeVCFs4IE7xkEbVWUJVW8JwACjcxG0xvY0x0EwI xGrwCF04k20xvY0x0EwIxGrwCFx2IqxVCFs4IE7xkEbVWUJVW8JwCFI7km07C267AKxVWU XVWUAwC20s026c02F40E14v26r1j6r18MI8I3I0E7480Y4vE14v26r106r1rMI8E67AF67 kF1VAFwI0_JF0_Jw1lIxkGc2Ij64vIr41lIxAIcVC0I7IYx2IY67AKxVW5JVW7JwCI42IY 6xIIjxv20xvEc7CjxVAFwI0_Gr0_Cr1lIxAIcVCF04k26cxKx2IYs7xG6r1j6r1xMIIF0x vEx4A2jsIE14v26r4j6F4UMIIF0xvEx4A2jsIEc7CjxVAFwI0_Gr0_Gr1UYxBIdaVFxhVj vjDU0xZFpf9x07jz2NtUUUUU= X-Spam-Status: No, score=-0.8 required=5.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on pete.vger.email Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (pete.vger.email [0.0.0.0]); Sun, 29 Oct 2023 12:47:22 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1781120476625430290 X-GMAIL-MSGID: 1781120476625430290 |
Series |
drm/loongson: Submit a mini VBIOS support and a display bridge driver
|
|
Commit Message
Sui Jingfeng
Oct. 29, 2023, 7:46 p.m. UTC
Due to the fact that the same display IP core has been integrated into
different platform, there is a need to differentiate them on the runtime.
The DC in LS7A1000/LS2K1000 has the PCI vendor & device ID of 0x0014:0x7A06
The DC in LS7A2000/LS2K2000 has the PCI vendor & device ID of 0x0014:0x7A36
Because the output ports and host platform of the DC IP varies, without a
revision information we can't achieve fine-grained controls. The canonical
approach to do such a thing is to read reversion register from the PCIe
device. But LS2K1000 SoC was taped out at 2017, it is rather old. Our BIOS
engineer don't assign a different revision ID to it, probably because of
ignorance.
LS2K2000 SoC was newly taped on 2023, we strictly force the BIOS engineer
assign a different revision ID(0x10) to it. But the problem is that it is
too casual, there is no formal convention or public documented rule
established. For Loongson LS2K series SoC, the display controller IP is
taped togather with the CPU core. For Loongson LS7A series bridge chips,
the display controller IP is taped togather with the bridge chips itself.
Consider the fact the all Loongson CPU has a unique PRID, this patch choose
to infer DC reversion from CPU's PRID value.
- LS3A4000/LS3A5000 has 0xC0 as its processor ID.
- LS2K2000 has 0xB0 as its processor ID.
- LS2K2000LA has 0xA0 as its processor ID.
The provided approach has no dependency on DT or ACPI, thus is preferfed.
Besides, this approach can be used to acquire more addtional HW features.
So the provided method has the potential to bring more benifits.
Signed-off-by: Sui Jingfeng <suijingfeng@loongson.cn>
---
drivers/gpu/drm/loongson/lsdc_drv.h | 2 ++
drivers/gpu/drm/loongson/lsdc_probe.c | 35 +++++++++++++++++++++++++++
drivers/gpu/drm/loongson/lsdc_probe.h | 2 ++
3 files changed, 39 insertions(+)
Comments
On Sun, 29 Oct 2023 at 21:46, Sui Jingfeng <suijingfeng@loongson.cn> wrote: > > Due to the fact that the same display IP core has been integrated into > different platform, there is a need to differentiate them on the runtime. > The DC in LS7A1000/LS2K1000 has the PCI vendor & device ID of 0x0014:0x7A06 > The DC in LS7A2000/LS2K2000 has the PCI vendor & device ID of 0x0014:0x7A36 > > Because the output ports and host platform of the DC IP varies, without a > revision information we can't achieve fine-grained controls. The canonical > approach to do such a thing is to read reversion register from the PCIe > device. But LS2K1000 SoC was taped out at 2017, it is rather old. Our BIOS > engineer don't assign a different revision ID to it, probably because of > ignorance. > > LS2K2000 SoC was newly taped on 2023, we strictly force the BIOS engineer > assign a different revision ID(0x10) to it. But the problem is that it is > too casual, there is no formal convention or public documented rule > established. For Loongson LS2K series SoC, the display controller IP is > taped togather with the CPU core. For Loongson LS7A series bridge chips, > the display controller IP is taped togather with the bridge chips itself. > Consider the fact the all Loongson CPU has a unique PRID, this patch choose > to infer DC reversion from CPU's PRID value. > > - LS3A4000/LS3A5000 has 0xC0 as its processor ID. > - LS2K2000 has 0xB0 as its processor ID. > - LS2K2000LA has 0xA0 as its processor ID. > > The provided approach has no dependency on DT or ACPI, thus is preferfed. > Besides, this approach can be used to acquire more addtional HW features. > So the provided method has the potential to bring more benifits. > > Signed-off-by: Sui Jingfeng <suijingfeng@loongson.cn> > --- > drivers/gpu/drm/loongson/lsdc_drv.h | 2 ++ > drivers/gpu/drm/loongson/lsdc_probe.c | 35 +++++++++++++++++++++++++++ > drivers/gpu/drm/loongson/lsdc_probe.h | 2 ++ > 3 files changed, 39 insertions(+) > > diff --git a/drivers/gpu/drm/loongson/lsdc_drv.h b/drivers/gpu/drm/loongson/lsdc_drv.h > index 46ba9b88a30d..e1f4a2db2a0a 100644 > --- a/drivers/gpu/drm/loongson/lsdc_drv.h > +++ b/drivers/gpu/drm/loongson/lsdc_drv.h > @@ -42,6 +42,8 @@ > enum loongson_chip_id { > CHIP_LS7A1000 = 0, > CHIP_LS7A2000 = 1, > + CHIP_LS2K1000 = 2, > + CHIP_LS2K2000 = 3, > CHIP_LS_LAST, > }; > > diff --git a/drivers/gpu/drm/loongson/lsdc_probe.c b/drivers/gpu/drm/loongson/lsdc_probe.c > index 48ba69bb8a98..f49b642d8f65 100644 > --- a/drivers/gpu/drm/loongson/lsdc_probe.c > +++ b/drivers/gpu/drm/loongson/lsdc_probe.c > @@ -54,3 +54,38 @@ unsigned int loongson_cpu_get_prid(u8 *imp, u8 *rev) > > return prid; > } > + > +enum loongson_chip_id loongson_chip_id_fixup(enum loongson_chip_id chip_id) > +{ > + u8 impl; > + > + if (loongson_cpu_get_prid(&impl, NULL)) { > + /* > + * LS2K2000 only has the LoongArch edition. > + */ > + if (chip_id == CHIP_LS7A2000) { > + if (impl == LOONGARCH_CPU_IMP_LS2K2000) > + return CHIP_LS2K2000; > + } > + > + /* > + * LS2K1000 has the LoongArch edition(with two LA264 CPU core) > + * and the Mips edition(with two mips64r2 CPU core), Only the > + * instruction set of the CPU are changed, the peripheral > + * devices are basically same. > + */ > + if (chip_id == CHIP_LS7A1000) { > +#if defined(__loongarch__) > + if (impl == LOONGARCH_CPU_IMP_LS2K1000) > + return CHIP_LS2K1000; > +#endif > + > +#if defined(__mips__) > + if (impl == LOONGSON_CPU_MIPS_IMP_LS2K) > + return CHIP_LS2K1000; > +#endif Can you drop the ifdefs here? The code blocks do not seem to conflict with each other. > + } > + } > + > + return chip_id; > +} > diff --git a/drivers/gpu/drm/loongson/lsdc_probe.h b/drivers/gpu/drm/loongson/lsdc_probe.h > index 8bb6de2e3c64..8c630c5c90ce 100644 > --- a/drivers/gpu/drm/loongson/lsdc_probe.h > +++ b/drivers/gpu/drm/loongson/lsdc_probe.h > @@ -9,4 +9,6 @@ > /* Helpers for chip detection */ > unsigned int loongson_cpu_get_prid(u8 *impl, u8 *rev); > > +enum loongson_chip_id loongson_chip_id_fixup(enum loongson_chip_id chip_id); > + > #endif > -- > 2.34.1 >
Hi, On 2023/10/30 07:19, Dmitry Baryshkov wrote: > On Sun, 29 Oct 2023 at 21:46, Sui Jingfeng <suijingfeng@loongson.cn> wrote: >> Due to the fact that the same display IP core has been integrated into >> different platform, there is a need to differentiate them on the runtime. >> The DC in LS7A1000/LS2K1000 has the PCI vendor & device ID of 0x0014:0x7A06 >> The DC in LS7A2000/LS2K2000 has the PCI vendor & device ID of 0x0014:0x7A36 >> >> Because the output ports and host platform of the DC IP varies, without a >> revision information we can't achieve fine-grained controls. The canonical >> approach to do such a thing is to read reversion register from the PCIe >> device. But LS2K1000 SoC was taped out at 2017, it is rather old. Our BIOS >> engineer don't assign a different revision ID to it, probably because of >> ignorance. >> >> LS2K2000 SoC was newly taped on 2023, we strictly force the BIOS engineer >> assign a different revision ID(0x10) to it. But the problem is that it is >> too casual, there is no formal convention or public documented rule >> established. For Loongson LS2K series SoC, the display controller IP is >> taped togather with the CPU core. For Loongson LS7A series bridge chips, >> the display controller IP is taped togather with the bridge chips itself. >> Consider the fact the all Loongson CPU has a unique PRID, this patch choose >> to infer DC reversion from CPU's PRID value. >> >> - LS3A4000/LS3A5000 has 0xC0 as its processor ID. >> - LS2K2000 has 0xB0 as its processor ID. >> - LS2K2000LA has 0xA0 as its processor ID. >> >> The provided approach has no dependency on DT or ACPI, thus is preferfed. >> Besides, this approach can be used to acquire more addtional HW features. >> So the provided method has the potential to bring more benifits. >> >> Signed-off-by: Sui Jingfeng <suijingfeng@loongson.cn> >> --- >> drivers/gpu/drm/loongson/lsdc_drv.h | 2 ++ >> drivers/gpu/drm/loongson/lsdc_probe.c | 35 +++++++++++++++++++++++++++ >> drivers/gpu/drm/loongson/lsdc_probe.h | 2 ++ >> 3 files changed, 39 insertions(+) >> >> diff --git a/drivers/gpu/drm/loongson/lsdc_drv.h b/drivers/gpu/drm/loongson/lsdc_drv.h >> index 46ba9b88a30d..e1f4a2db2a0a 100644 >> --- a/drivers/gpu/drm/loongson/lsdc_drv.h >> +++ b/drivers/gpu/drm/loongson/lsdc_drv.h >> @@ -42,6 +42,8 @@ >> enum loongson_chip_id { >> CHIP_LS7A1000 = 0, >> CHIP_LS7A2000 = 1, >> + CHIP_LS2K1000 = 2, >> + CHIP_LS2K2000 = 3, >> CHIP_LS_LAST, >> }; >> >> diff --git a/drivers/gpu/drm/loongson/lsdc_probe.c b/drivers/gpu/drm/loongson/lsdc_probe.c >> index 48ba69bb8a98..f49b642d8f65 100644 >> --- a/drivers/gpu/drm/loongson/lsdc_probe.c >> +++ b/drivers/gpu/drm/loongson/lsdc_probe.c >> @@ -54,3 +54,38 @@ unsigned int loongson_cpu_get_prid(u8 *imp, u8 *rev) >> >> return prid; >> } >> + >> +enum loongson_chip_id loongson_chip_id_fixup(enum loongson_chip_id chip_id) >> +{ >> + u8 impl; >> + >> + if (loongson_cpu_get_prid(&impl, NULL)) { >> + /* >> + * LS2K2000 only has the LoongArch edition. >> + */ >> + if (chip_id == CHIP_LS7A2000) { >> + if (impl == LOONGARCH_CPU_IMP_LS2K2000) >> + return CHIP_LS2K2000; >> + } >> + >> + /* >> + * LS2K1000 has the LoongArch edition(with two LA264 CPU core) >> + * and the Mips edition(with two mips64r2 CPU core), Only the >> + * instruction set of the CPU are changed, the peripheral >> + * devices are basically same. >> + */ >> + if (chip_id == CHIP_LS7A1000) { >> +#if defined(__loongarch__) >> + if (impl == LOONGARCH_CPU_IMP_LS2K1000) >> + return CHIP_LS2K1000; >> +#endif >> + >> +#if defined(__mips__) >> + if (impl == LOONGSON_CPU_MIPS_IMP_LS2K) >> + return CHIP_LS2K1000; >> +#endif > Can you drop the ifdefs here? The code blocks do not seem to conflict > with each other. OK, no problem. Will be fixed at the next version. >> + } >> + } >> + >> + return chip_id; >> +} >> diff --git a/drivers/gpu/drm/loongson/lsdc_probe.h b/drivers/gpu/drm/loongson/lsdc_probe.h >> index 8bb6de2e3c64..8c630c5c90ce 100644 >> --- a/drivers/gpu/drm/loongson/lsdc_probe.h >> +++ b/drivers/gpu/drm/loongson/lsdc_probe.h >> @@ -9,4 +9,6 @@ >> /* Helpers for chip detection */ >> unsigned int loongson_cpu_get_prid(u8 *impl, u8 *rev); >> >> +enum loongson_chip_id loongson_chip_id_fixup(enum loongson_chip_id chip_id); >> + >> #endif >> -- >> 2.34.1 >> >
diff --git a/drivers/gpu/drm/loongson/lsdc_drv.h b/drivers/gpu/drm/loongson/lsdc_drv.h index 46ba9b88a30d..e1f4a2db2a0a 100644 --- a/drivers/gpu/drm/loongson/lsdc_drv.h +++ b/drivers/gpu/drm/loongson/lsdc_drv.h @@ -42,6 +42,8 @@ enum loongson_chip_id { CHIP_LS7A1000 = 0, CHIP_LS7A2000 = 1, + CHIP_LS2K1000 = 2, + CHIP_LS2K2000 = 3, CHIP_LS_LAST, }; diff --git a/drivers/gpu/drm/loongson/lsdc_probe.c b/drivers/gpu/drm/loongson/lsdc_probe.c index 48ba69bb8a98..f49b642d8f65 100644 --- a/drivers/gpu/drm/loongson/lsdc_probe.c +++ b/drivers/gpu/drm/loongson/lsdc_probe.c @@ -54,3 +54,38 @@ unsigned int loongson_cpu_get_prid(u8 *imp, u8 *rev) return prid; } + +enum loongson_chip_id loongson_chip_id_fixup(enum loongson_chip_id chip_id) +{ + u8 impl; + + if (loongson_cpu_get_prid(&impl, NULL)) { + /* + * LS2K2000 only has the LoongArch edition. + */ + if (chip_id == CHIP_LS7A2000) { + if (impl == LOONGARCH_CPU_IMP_LS2K2000) + return CHIP_LS2K2000; + } + + /* + * LS2K1000 has the LoongArch edition(with two LA264 CPU core) + * and the Mips edition(with two mips64r2 CPU core), Only the + * instruction set of the CPU are changed, the peripheral + * devices are basically same. + */ + if (chip_id == CHIP_LS7A1000) { +#if defined(__loongarch__) + if (impl == LOONGARCH_CPU_IMP_LS2K1000) + return CHIP_LS2K1000; +#endif + +#if defined(__mips__) + if (impl == LOONGSON_CPU_MIPS_IMP_LS2K) + return CHIP_LS2K1000; +#endif + } + } + + return chip_id; +} diff --git a/drivers/gpu/drm/loongson/lsdc_probe.h b/drivers/gpu/drm/loongson/lsdc_probe.h index 8bb6de2e3c64..8c630c5c90ce 100644 --- a/drivers/gpu/drm/loongson/lsdc_probe.h +++ b/drivers/gpu/drm/loongson/lsdc_probe.h @@ -9,4 +9,6 @@ /* Helpers for chip detection */ unsigned int loongson_cpu_get_prid(u8 *impl, u8 *rev); +enum loongson_chip_id loongson_chip_id_fixup(enum loongson_chip_id chip_id); + #endif