From patchwork Wed Oct 25 07:32:38 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Neil Armstrong X-Patchwork-Id: 157861 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:ce89:0:b0:403:3b70:6f57 with SMTP id p9csp2426133vqx; Wed, 25 Oct 2023 00:34:23 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHrssTJ1DeARm0Mu9LDXDywQzrPHNM9ngcb4wX8ZIhqD8FzHDpmbcX+FF0ZOQGGMv6bdVy8 X-Received: by 2002:a05:6102:2047:b0:457:c37d:33c with SMTP id q7-20020a056102204700b00457c37d033cmr9596424vsr.10.1698219263492; Wed, 25 Oct 2023 00:34:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1698219263; cv=none; d=google.com; s=arc-20160816; b=lDWJFcBOJQlr08aGAwws92cL/33a7boABuNdG9YyF29n2T4Gx9wemFbC7G6FD7S3H7 artajVkHJwZ+/l4yFWqxL84b3Tf5a3AWfPy+SdN9QSTdiuhnOyzxBZ5+A4Qy2eiZQE3v tE8t7wHkHiK8/Q9ftYAMI3+f99rEU0WqbCbV6CSNfmmQ/dDFiMlcxB5wHE/QoGvRtlJF EvX3BmOkD8bWbQHA+qcYSaZWLijQDdLGKhp+ZFHrDii70y5RCtujKy4IhQIsL76ciNwk LIqOFroXMLh9DXugQysIrL1f3e4bCux4gRQyExfkK/E+ykW4GZToB+7fCAo0/fPjkJBp Trzw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from :dkim-signature; bh=6l4cWBdcPbZTAfRHw3pU2ERvINKE0yr3t6weKjD3Srg=; fh=sVaET2JkBJwY8MFNngRy02Jgy/kl0FWFAfF1n1nRPlc=; b=qjDUBtyhCdLdJY3YvQQQ8mBAMqRlfJ7EzfOIUyNvvelwAH4EmKGTt8Z+/jWKsPx8dm QE6hxUaUkjDMN49SLNgPa/DJAQ6e1QRJ8Dkm3wxHoCA55kii01wPiN1F2LTGBDv+6fef X6rvMRynCkOBlFbG4ew8LSvZOoNiCNNz1ZrNDQc3npzWeH2IH4nMi1IddkCgxby5OkT4 Za09FWSAW5VE6GIwTNyegxZDhklGa6PC9oygncZt7AJkAqxkpk69oC+8xe5WPDd5QcO5 mqsD3CAeB7altMBxi30ejazT/1rPYxdvC/xLFOvW4qif6RWqBxmskc+zpNiWl7bUQZ9g doPw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=CSUwAfKr; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from pete.vger.email (pete.vger.email. [23.128.96.36]) by mx.google.com with ESMTPS id i65-20020a815444000000b005a8da19954esi9559221ywb.351.2023.10.25.00.34.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Oct 2023 00:34:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) client-ip=23.128.96.36; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=CSUwAfKr; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by pete.vger.email (Postfix) with ESMTP id C04B580293FD; Wed, 25 Oct 2023 00:34:10 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at pete.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233954AbjJYHdo (ORCPT + 26 others); Wed, 25 Oct 2023 03:33:44 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51054 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233247AbjJYHdS (ORCPT ); Wed, 25 Oct 2023 03:33:18 -0400 Received: from mail-wm1-x329.google.com (mail-wm1-x329.google.com [IPv6:2a00:1450:4864:20::329]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9C9D11BD8 for ; Wed, 25 Oct 2023 00:32:49 -0700 (PDT) Received: by mail-wm1-x329.google.com with SMTP id 5b1f17b1804b1-4084b0223ccso41989585e9.2 for ; Wed, 25 Oct 2023 00:32:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1698219168; x=1698823968; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=6l4cWBdcPbZTAfRHw3pU2ERvINKE0yr3t6weKjD3Srg=; b=CSUwAfKrlDQABRP7cWDJJ27js/SPAql/hC12ctoQsxWSNLyGU1OXSbTAhYspijrP07 FVEP60KmwZUZC2BeMv6vLofZBn/KXKxXEYT3TTXO2D6Rp0GTuiZmF+XrnC0vL/0B5ZBh QvwPS2PzTycq3v15mKqHtgCucCV1HT8GJLLqqd76U+azNI6oX6V38J/LSGQcu/GP7sO4 ddyVpBLRji5miD8hqDCwmAaAYUwBxZyeO7iLjumiqasMuzGDXgaH0UBvcI9WNBBhkOub AKS6AFMz7mjKqPdq57VRIc/S6c5uPfa6jvYOxC8bG5bSqW500fFLQx7RN6vRTLoExeOM NzWA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1698219168; x=1698823968; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=6l4cWBdcPbZTAfRHw3pU2ERvINKE0yr3t6weKjD3Srg=; b=dja2JcUQ/NbnVwqLULqkDV/wdLX9qMXQ35kHOa/OC16IjqJF+CgELXERrjF+s0ZYJv QiWUrg6TRBstgBh1E0Awr9Jh0kwicA6JX5ggawY+UNBLZf+VyP4weC+uwlBzvarcKU8g 51Q9l5QtchvGXW6g71E8G5UC/juct3/ErJ6ZEIOMjNJp49V53CFX4hGLeKpbDpmcE2bR d1IjPVsByzgZYHNklbEMgs0VhdCMh0iAB9sB6JpxdpkVihZsEQ1JBCZcpwUjJM0YGBVs KhujAuyFPB+JsoMSuETQFJ+KHKXQMcF8votrf0JfouI29pBx0PaeKLXtfQiznRr97Wp1 MV/w== X-Gm-Message-State: AOJu0YxcOV5Ib0vDRoUsltqFf8c2uDJBow1+G7W0yrkrA5FZ7v9oImxr u1wB73cZ/Ej+yXCyATvr+rmm3Q== X-Received: by 2002:a05:600c:198a:b0:406:3977:eccd with SMTP id t10-20020a05600c198a00b004063977eccdmr11429413wmq.33.1698219167757; Wed, 25 Oct 2023 00:32:47 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id v18-20020a05600c15d200b004063d8b43e7sm18422239wmf.48.2023.10.25.00.32.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 25 Oct 2023 00:32:47 -0700 (PDT) From: Neil Armstrong Date: Wed, 25 Oct 2023 09:32:38 +0200 Subject: [PATCH 01/10] dt-bindings: clock: qcom: document the SM8650 TCSR Clock Controller MIME-Version: 1.0 Message-Id: <20231025-topic-sm8650-upstream-clocks-v1-1-c89b59594caf@linaro.org> References: <20231025-topic-sm8650-upstream-clocks-v1-0-c89b59594caf@linaro.org> In-Reply-To: <20231025-topic-sm8650-upstream-clocks-v1-0-c89b59594caf@linaro.org> To: Andy Gross , Bjorn Andersson , Konrad Dybcio , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Philipp Zabel , Taniya Das Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=2581; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=4oulQFHZuacCtJMXhES1JfIxAHu1G7t0INh3qkabvFI=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBlOMSZIKt8ao6bO5yfeegf7Q8L0jXTLdnb3TRmKZM0 34x0E1GJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZTjEmQAKCRB33NvayMhJ0WZUEA DPREA00g4diBpaosorER510w6lmBzyYZyNLHnk1udTlqhFYkfw27FG/4J5tbP7FonZ2tpKqYtl2lNX a4PC7RzuiUFklsAcXhuE5RT1gGzejSyg3tivUwlYTIZH9lBUwEy3F28Kbgm/H3YNAKZPAXb82Taflf hZMp42dTyKDYbtbqdtqIiQLM2YA4JlX46fB/QTzbP1ZOvjZLFrRzH1JVweE4ltdmCecdofDw12ywdC 3ZlTrH6YN0f8O/Vu2QuJjOuH2CsGUxi/09KavGcY4CvUyiLrJnl4kppUfhzhP13eJsPb9nxgdVlLmC QR6J9G+wlcylp1vFZ6EyM4Zn0oOiLneeawkUup/IuUkd8qIT/uX1Yq3q5Xj3CcmzXMTIzgXvtRITYG ZKG5JDCv5c+dcDD1V0q8uRiWQX3pctP7ub6G9Ox3dYi5YdwWHqvKKR2Ikmum2VIRPS2iXjE5024aR9 ynt2YpRr5MZUeJKWv5i88iKhvWGaZX29dcf1Qe2DJn43CuM8jjTWGZihqZZ5mYWYdbhPCyzKXcz/N2 Ch3+hCY5t1v67xFrpdtDW2Sv/UFYHOHfUY4zZbS/KQMRbI51xbw1z4VNJcj4pNlZlg1AfoPBxQPJM3 o+crXUsEcg6TP6zEPMq0k9iFhmPIV60+0pL5R5d5mkupVh1ai1ffLtqTXTFg== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on pete.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (pete.vger.email [0.0.0.0]); Wed, 25 Oct 2023 00:34:10 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1780711961897071179 X-GMAIL-MSGID: 1780711961897071179 Add bindings documentation for the SM8650 TCSR Clock Controller. Signed-off-by: Neil Armstrong --- .../bindings/clock/qcom,sm8650-tcsr.yaml | 55 ++++++++++++++++++++++ include/dt-bindings/clock/qcom,sm8650-tcsr.h | 18 +++++++ 2 files changed, 73 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/qcom,sm8650-tcsr.yaml b/Documentation/devicetree/bindings/clock/qcom,sm8650-tcsr.yaml new file mode 100644 index 000000000000..1df8c29fc1a2 --- /dev/null +++ b/Documentation/devicetree/bindings/clock/qcom,sm8650-tcsr.yaml @@ -0,0 +1,55 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/qcom,sm8650-tcsr.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm TCSR Clock Controller on SM8650 + +maintainers: + - Bjorn Andersson + +description: | + Qualcomm TCSR clock control module provides the clocks, resets and + power domains on SM8650 + + See also:: include/dt-bindings/clock/qcom,sm8650-tcsr.h + +properties: + compatible: + items: + - const: qcom,sm8650-tcsr + - const: syscon + + clocks: + items: + - description: TCXO pad clock + + reg: + maxItems: 1 + + '#clock-cells': + const: 1 + + '#reset-cells': + const: 1 + +required: + - compatible + - clocks + +additionalProperties: false + +examples: + - | + #include + + clock-controller@1fc0000 { + compatible = "qcom,sm8650-tcsr", "syscon"; + reg = <0x1fc0000 0x30000>; + clocks = <&rpmhcc RPMH_CXO_CLK>; + #clock-cells = <1>; + #reset-cells = <1>; + }; + +... diff --git a/include/dt-bindings/clock/qcom,sm8650-tcsr.h b/include/dt-bindings/clock/qcom,sm8650-tcsr.h new file mode 100644 index 000000000000..366ca48a89b1 --- /dev/null +++ b/include/dt-bindings/clock/qcom,sm8650-tcsr.h @@ -0,0 +1,18 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ +/* + * Copyright (c) 2022, The Linux Foundation. All rights reserved. + * Copyright (c) 2023, Linaro Limited + */ + +#ifndef _DT_BINDINGS_CLK_QCOM_TCSR_CC_SM8650_H +#define _DT_BINDINGS_CLK_QCOM_TCSR_CC_SM8650_H + +/* TCSR CC clocks */ +#define TCSR_PCIE_0_CLKREF_EN 0 +#define TCSR_PCIE_1_CLKREF_EN 1 +#define TCSR_UFS_CLKREF_EN 2 +#define TCSR_UFS_PAD_CLKREF_EN 3 +#define TCSR_USB2_CLKREF_EN 4 +#define TCSR_USB3_CLKREF_EN 5 + +#endif