From patchwork Fri Oct 20 10:37:40 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: William Qiu X-Patchwork-Id: 155973 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:612c:2010:b0:403:3b70:6f57 with SMTP id fe16csp960581vqb; Fri, 20 Oct 2023 03:38:13 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHouZzIcS2DQ/6UyeiIbnMoxsX71sYrAgOkWfGx2FiSH1ozo26vbR20ANsIdVL0TmoVe+EV X-Received: by 2002:a17:902:e80c:b0:1c9:e774:58d0 with SMTP id u12-20020a170902e80c00b001c9e77458d0mr1798119plg.34.1697798293162; Fri, 20 Oct 2023 03:38:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1697798293; cv=none; d=google.com; s=arc-20160816; b=LyIbqBhbRLZ8HKN/RFtE9PEudJlSAvzP73je+FN6D3Zt4PsOvdBgvHz6QZrKEpzpC0 Psc52mxwDV46uY92KZ764/I+NKYckfPOrWfRBr0piMv0zScyZw0+7lk0UF2+zqGID+6Y bDsbL3cQg8Zuvt7AcA46C7VyW/QWDRk1QHzbYzWOP22dYyvX96AbBGdr2lCn0j8C45Q9 +tkb0R5kuB4BwBdmAuEE4ySLE6ix1a26ieEtRL0gWHxjYf2OGZhQKMqh8vz1LksHemzn WK1EGolvPfbyH6tWv893Fb5Z+EER8EVyuWT9edaBpL5rJLtg1a4k+VSFVbwgQxw2SvND g8KA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=coRe7gnE/J8Oe3jkevJlhmYVQRSJt76+KVjW3P5ckHk=; fh=T4gzk7+hgrXGjSNvKGZTlbuKXCiuDaGkxvCBgfgONjs=; b=PuLyfo2F8aNQ55W1iAYUU7GAvFzYUPTPoCUzOLw0kf9JiWU9tEhWNVFiSfAASnOFOR LHKmhTjH/Bp0AbgyTzjsquda66lu5X79qBVoyrj7AH6eYa5SPKmLfzlUFRcpcOhcw/Fw BIxuZS5ritWrFBH6op8HY8bIx9AUWfNpfn66wi7ns1hZDttBJ8pVWs4WeXz9RavZt0B/ IzDiEMDcGxIm74q4DiAxTlRHfodHp3l0MlgRViZvjbSaOtoNzKk+UHoe51n8F90EYZHM MRNVVf1yWzP50iBuwnybJeR/LeWylEyI4PVLGCsqfW/Dm2l3oCXcty53vkOI4ciPfG6i Ksdg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from pete.vger.email (pete.vger.email. [23.128.96.36]) by mx.google.com with ESMTPS id z18-20020a170903019200b001c5e0672f53si1636334plg.466.2023.10.20.03.38.12 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 20 Oct 2023 03:38:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) client-ip=23.128.96.36; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.36 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by pete.vger.email (Postfix) with ESMTP id A230981A32B8; Fri, 20 Oct 2023 03:38:10 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at pete.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1376955AbjJTKhv convert rfc822-to-8bit (ORCPT + 25 others); Fri, 20 Oct 2023 06:37:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34752 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1376842AbjJTKht (ORCPT ); Fri, 20 Oct 2023 06:37:49 -0400 Received: from ex01.ufhost.com (ex01.ufhost.com [61.152.239.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7C481D55; Fri, 20 Oct 2023 03:37:47 -0700 (PDT) Received: from EXMBX166.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX166", Issuer "EXMBX166" (not verified)) by ex01.ufhost.com (Postfix) with ESMTP id 560D124E35A; Fri, 20 Oct 2023 18:37:46 +0800 (CST) Received: from EXMBX168.cuchost.com (172.16.6.78) by EXMBX166.cuchost.com (172.16.6.76) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Fri, 20 Oct 2023 18:37:46 +0800 Received: from williamqiu-virtual-machine.starfivetech.com (171.223.208.138) by EXMBX168.cuchost.com (172.16.6.78) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Fri, 20 Oct 2023 18:37:45 +0800 From: William Qiu To: , , , CC: Emil Renner Berthing , Rob Herring , Thierry Reding , Philipp Zabel , Krzysztof Kozlowski , Conor Dooley , =?utf-8?q?Uwe_Kleine-K=C3=B6nig?= , "Hal Feng" , Paul Walmsley , Palmer Dabbelt , Albert Ou , William Qiu Subject: [PATCH v6 3/4] riscv: dts: starfive: jh7110: Add PWM node and pins configuration Date: Fri, 20 Oct 2023 18:37:40 +0800 Message-ID: <20231020103741.557735-4-william.qiu@starfivetech.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231020103741.557735-1-william.qiu@starfivetech.com> References: <20231020103741.557735-1-william.qiu@starfivetech.com> MIME-Version: 1.0 X-Originating-IP: [171.223.208.138] X-ClientProxiedBy: EXCAS064.cuchost.com (172.16.6.24) To EXMBX168.cuchost.com (172.16.6.78) X-YovoleRuleAgent: yovoleflag X-Spam-Status: No, score=-0.8 required=5.0 tests=HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on pete.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (pete.vger.email [0.0.0.0]); Fri, 20 Oct 2023 03:38:10 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1780270543274831689 X-GMAIL-MSGID: 1780270543274831689 Add OpenCores PWM controller node and add PWM pins configuration on VisionFive 2 board. Signed-off-by: William Qiu Reviewed-by: Hal Feng --- .../jh7110-starfive-visionfive-2.dtsi | 22 +++++++++++++++++++ arch/riscv/boot/dts/starfive/jh7110.dtsi | 9 ++++++++ 2 files changed, 31 insertions(+) diff --git a/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi b/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi index 12ebe9792356..63d16a6a4e12 100644 --- a/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi +++ b/arch/riscv/boot/dts/starfive/jh7110-starfive-visionfive-2.dtsi @@ -268,6 +268,12 @@ reserved-data@600000 { }; }; +&pwm { + pinctrl-names = "default"; + pinctrl-0 = <&pwm_pins>; + status = "okay"; +}; + &spi0 { pinctrl-names = "default"; pinctrl-0 = <&spi0_pins>; @@ -402,6 +408,22 @@ GPOEN_SYS_SDIO1_DATA3, }; }; + pwm_pins: pwm-0 { + pwm-pins { + pinmux = , + ; + bias-disable; + drive-strength = <12>; + input-disable; + input-schmitt-disable; + slew-rate = <0>; + }; + }; + spi0_pins: spi0-0 { mosi-pins { pinmux = ; + clocks = <&syscrg JH7110_SYSCLK_PWM_APB>; + resets = <&syscrg JH7110_SYSRST_PWM_APB>; + #pwm-cells = <3>; + status = "disabled"; + }; + sfctemp: temperature-sensor@120e0000 { compatible = "starfive,jh7110-temp"; reg = <0x0 0x120e0000 0x0 0x10000>;