From patchwork Sun Oct 8 11:09:38 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Alvin_=C5=A0ipraga?= X-Patchwork-Id: 149730 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:a888:0:b0:403:3b70:6f57 with SMTP id x8csp1317642vqo; Sun, 8 Oct 2023 04:14:09 -0700 (PDT) X-Google-Smtp-Source: AGHT+IH/zZMkZbAwOD7Bw7sgzqND+AcHhInCgwUzG9HDczv5/XjGihos0w/Rv1JkHpWA5yV/8qdM X-Received: by 2002:a5e:c814:0:b0:79f:cdb4:3f87 with SMTP id y20-20020a5ec814000000b0079fcdb43f87mr13611436iol.4.1696763649197; Sun, 08 Oct 2023 04:14:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1696763649; cv=none; d=google.com; s=arc-20160816; b=ik+PxY7UqjPo2q/r9udEL4Bz5ErglLyP1jgjxk5v3IBYDV/UNxn8SKXe2W47vvranh Kf/kqIu/Szh1TnAqV6qcicGs5sFDbZPAsto8xGGajiZzDFnysjL69TWA25oy+XF31hvp gm4aP8JUAQLVksjPz9t7zB1j1Mjhv0kTyH91Vf1u2SHYLZMxChsMWChUI6NJck4CcaC2 jhDsmOrRtMhe8CmxB6BSbteN51MebHU/LRhcjJ+8+BrhRFkyBH68QMdVuTbq8xJEc+Zf WOYRDWTz8B2zuJAp8EKY15FVaxfXpaF9VAckOg1iRQOxeryC2V7mzprnJYGf7f+Y9UkG KgVg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=WGvwmv7blnoHjX1qS2bGhDolAncwyiZsBGNZLg6R4Cw=; fh=KyFBUXcuM6fUgur5yAGjxy8UwwGrnAi0qyRlE0N5PJo=; b=rCiJOfxycR4bdS/uUPqQXegUwZsUq/52vwG2wdUnQlw7fEfcghCXo+ciHl9uOirXtO 8fs86aBoPVtNbIiug0Qj1NAue8MTV73AuoAzD0Xx7G85u2QcWHds2LoeNvmQyccNDXfg iHZJYwqUf9/LhmT5gCZ7wc882b7sB44fcZWenNFretxXp6PvdzuTL0vVKu7qcAh5A1er uKf/ZZnOutjiZP0z/RmDZkj8vaP1f5fGnNjAXjKY8uFFpo2BWuZ/jwROvduzSQ2EqAon iBWgEv+XbxzkT08VM3o6c0D/dqonGz+37kuzJbM14Z6qkjIfM+VrIOVHsqyAdtoVyHGx b0bg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@pqrs.dk header.s=google header.b="QWv/4MZh"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from snail.vger.email (snail.vger.email. [2620:137:e000::3:7]) by mx.google.com with ESMTPS id t64-20020a638143000000b00565eccbc52fsi7703627pgd.303.2023.10.08.04.14.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 08 Oct 2023 04:14:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) client-ip=2620:137:e000::3:7; Authentication-Results: mx.google.com; dkim=pass header.i=@pqrs.dk header.s=google header.b="QWv/4MZh"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:7 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by snail.vger.email (Postfix) with ESMTP id 0465B80B2304; Sun, 8 Oct 2023 04:14:08 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at snail.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230424AbjJHLN5 (ORCPT + 18 others); Sun, 8 Oct 2023 07:13:57 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:39504 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1344680AbjJHLNv (ORCPT ); Sun, 8 Oct 2023 07:13:51 -0400 Received: from mail-ej1-x629.google.com (mail-ej1-x629.google.com [IPv6:2a00:1450:4864:20::629]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E14F3D6 for ; Sun, 8 Oct 2023 04:13:49 -0700 (PDT) Received: by mail-ej1-x629.google.com with SMTP id a640c23a62f3a-9b9faf05f51so384900266b.2 for ; Sun, 08 Oct 2023 04:13:49 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=pqrs.dk; s=google; t=1696763628; x=1697368428; darn=vger.kernel.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=WGvwmv7blnoHjX1qS2bGhDolAncwyiZsBGNZLg6R4Cw=; b=QWv/4MZhau5K2WfbYMvWbSjkfR/1c/JF5H9j5lj7RcDbGAE9cCMOfES00twBrFvm7Z RRz0TrykTvAuW6CIKVRKVXQZEda4yIblC0ZVI2sNAEvdGT2XMEviSGA4ZzacgpkIAbHU +Gz9ZADJs2j/DDm8llnjRp3mXDh0U/EoBQMfim5BNzAmaOTlBWnN7UBa0bpBPExrTc4z FkkO4A0vFHi1To86aGiFEOe8bm7BoVDkEddPafQCvTH2goDf1EKSJg+X0HQUEeWx4Ysf tYIef/zCUN+vmtphDBNBi/wQ+abQUzsuWtiIbLM0XchYHw0CNbiYbJfVWEBrkKZbgJcx /sQA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1696763628; x=1697368428; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=WGvwmv7blnoHjX1qS2bGhDolAncwyiZsBGNZLg6R4Cw=; b=CwFLz6XC72fjuaue/ke00mo5nbjRJPzkTa4TwhGKiWBSjl4jkL2wfkRzYMZAi+yd+U fipN1vAqR5p/DdB4FCqRKRzew1W45ZsNPt+Ss2GxZ3TnpqLi93hI5l+s+eKF301PE6Ac CTTdSlmQAzHG+QnpsGqPiIb20wcNjmobcGTAQTH68JCB5cBskQOlznj9ZN8g1ciQ+uO+ 1P/LjnLoWM2KlZhsfSj9wZsmYeOKGKCNEsIfYJBths/1lGWgYAfQWuE/Z/9B3ScKlJFd b9jwDFwwn0qmFwuaAVRNjlXqw3KshyoH+IXUpcU1poFrQaUXGkq55A7X7VsmocKdJ5JP 3ccA== X-Gm-Message-State: AOJu0YxvExyBDSNjc2mjRP8LJ1Nb4pEIwRhfG10+V+YQrFci0j0Qm/NB o3OJNkGXdysMkvsHE/aKs33DfA== X-Received: by 2002:a17:906:3156:b0:9b2:b71f:83be with SMTP id e22-20020a170906315600b009b2b71f83bemr11113918eje.1.1696763628206; Sun, 08 Oct 2023 04:13:48 -0700 (PDT) Received: from capella.localdomain (80.71.142.18.ipv4.parknet.dk. [80.71.142.18]) by smtp.gmail.com with ESMTPSA id t3-20020a1709064f0300b009b928eb8dd3sm5383396eju.163.2023.10.08.04.13.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 08 Oct 2023 04:13:47 -0700 (PDT) From: =?utf-8?q?Alvin_=C5=A0ipraga?= To: =?unknown-8bit?q?Michael_Turquette_=3Cmturquette=40baylibre=2Ecom=3E=2C_?= =?unknown-8bit?q?Stephen_Boyd_=3Csboyd=40kernel=2Eorg=3E=2C_Rob_Herring_=3C?= =?unknown-8bit?q?robh+dt=40kernel=2Eorg=3E=2C_Krzysztof_Kozlowski_=3Ckrzysz?= =?unknown-8bit?q?tof=2Ekozlowski+dt=40linaro=2Eorg=3E=2C_Conor_Dooley_=3Cco?= =?unknown-8bit?q?nor+dt=40kernel=2Eorg=3E=2C_=A0ipraga__=3Calsi=40bang-oluf?= =?unknown-8bit?q?sen=2Edk=3E?= Cc: Sebastian Hesselbarth , Rabeeh Khoury , Jacob Siverskog , Sergej Sawazki , linux-clk@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 2/3] dt-bindings: clock: si5351: add PLL reset mode property Date: Sun, 8 Oct 2023 13:09:38 +0200 Message-ID: <20231008111324.582595-3-alvin@pqrs.dk> X-Mailer: git-send-email 2.42.0 In-Reply-To: <20231008111324.582595-1-alvin@pqrs.dk> References: <20231008111324.582595-1-alvin@pqrs.dk> MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Sun, 08 Oct 2023 04:14:08 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1779185640552571609 X-GMAIL-MSGID: 1779185640552571609 From: Alvin Šipraga For applications where the PLL must be adjusted without glitches in the clock output(s), a new silabs,pll-reset-mode property is added. It can be used to specify whether or not the PLL should be reset after adjustment. Resetting is known to cause glitches. For compatibility with older device trees, it must be assumed that the default PLL reset mode is to unconditionally reset after adjustment. Cc: Sebastian Hesselbarth Cc: Rabeeh Khoury Cc: Jacob Siverskog Cc: Sergej Sawazki Signed-off-by: Alvin Šipraga --- .../bindings/clock/silabs,si5351.yaml | 24 +++++++++++++++++++ 1 file changed, 24 insertions(+) diff --git a/Documentation/devicetree/bindings/clock/silabs,si5351.yaml b/Documentation/devicetree/bindings/clock/silabs,si5351.yaml index 99c4e2271b6d..9a36d1f55c18 100644 --- a/Documentation/devicetree/bindings/clock/silabs,si5351.yaml +++ b/Documentation/devicetree/bindings/clock/silabs,si5351.yaml @@ -56,6 +56,27 @@ properties: - description: PLL source, XTAL (0) or CLKIN (1, Si5351C only). enum: [ 0, 1 ] + silabs,pll-reset-mode: + $ref: /schemas/types.yaml#/definitions/uint32-matrix + minItems: 1 + description: | + A list of cell pairs containing a PLL index and its reset mode. + items: + items: + - description: PLL A (0) or PLL B (1) + enum: [ 0, 1 ] + - description: | + Reset mode for the PLL. Mode can be one of: + + 0 - reset whenever PLL rate is adjusted (default mode) + 1 - do not reset when PLL rate is adjusted + + In mode 1, the PLL is only reset if the silabs,pll-reset is + specified in one of the clock output child nodes that also sources + the PLL. This mode may be preferable if output clocks are expected + to be adjusted without glitches. + enum: [ 0, 1 ] + patternProperties: "^clkout@[0-7]$": type: object @@ -198,6 +219,9 @@ examples: /* Use XTAL input as source of PLL0 and PLL1 */ silabs,pll-source = <0 0>, <1 0>; + /* Don't reset PLL1 on rate adjustment */ + silabs,pll-reset-mode = <1 1>; + /* * Overwrite CLK0 configuration with: * - 8 mA output drive strength