Message ID | 20231005160550.2423075-3-quic_devipriy@quicinc.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:612c:2016:b0:403:3b70:6f57 with SMTP id fe22csp433935vqb; Thu, 5 Oct 2023 09:57:30 -0700 (PDT) X-Google-Smtp-Source: AGHT+IH1H2wNqz/2o5/MuNMfXw9RT0PjZsQX2sNFYkSAjlXrNGd4TH0QyyHjNWzHUwVYeFSDJZpy X-Received: by 2002:a17:902:a504:b0:1c3:308b:ecb9 with SMTP id s4-20020a170902a50400b001c3308becb9mr5300953plq.11.1696525050098; Thu, 05 Oct 2023 09:57:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1696525050; cv=none; d=google.com; s=arc-20160816; b=gU2aeTRvKRmBZ9I7o5DD8QB6hVPvlwesEOCM6XZ49zPmKDP8MWlEC0ySwyqQqrjBJ9 OqB7/h+8/sWYtqYDrAYW83MFnh1Dt1F7H0oy9WRFZnuFLtEyR93sxLbuA0ZJSPmcx6Wy wlMkbiU4WjLbqJykub/rTjg1glCSpmCYiwTpwi9zfNoVOAyu7IfNoNfvO2taiF2LIyr8 cAKaaL4kbQ2ODmvOTDq90SfmHtmqe0INvz7m4fjzr+ORr9gydpYXzzyHJy8+2Ts31uHq dw7sI0+zIYFnzHO2Hq5dcrRojrLu3T2iV+Vowfr4I1eY21Imm5Ngsx6cFAVIYTtdLWF6 Hxpg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=vR2FSBSTd8HPJ7sNxrVy7SiMCwoEMH2Vx+lLqcKHOV0=; fh=6AwcISBGklEC0U2b8ZFmhdtzZmcvKnccaXqP9iERvtc=; b=c093HFiHcFvhza9HukGYs9z5pduoOKlBTuh/G1qj92156A9G8LQeAnUUpSTw/SKp7u Sy8PQ+1VTfYXo5zihdJNirOX8o2e8q/5TBPBX3Z/SA+3sEfchn6HLW/dZCx7O/AntXWC RsmnzeRfaZj9P1BLWBuSluY8MHHnJ9pjCqEQElG3GX0/+NdICFo/Oj03kHBVd4kcMd08 d614afIzZxZlbA19qUgvnsN4sHQKObr7ftiE6NO+mghRlEDctHPbQYCNBNU0jf3UA1+l uR2plqQPFHroiIqDni+HaDB+2Zlc279+tOzmWWdjctsbJKrVE6Ubd1yY3IATODyrbEQF edtQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=lz3gPwTs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from pete.vger.email (pete.vger.email. [2620:137:e000::3:6]) by mx.google.com with ESMTPS id h9-20020a170902f54900b001c3ffc982cfsi1934785plf.142.2023.10.05.09.57.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Oct 2023 09:57:30 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) client-ip=2620:137:e000::3:6; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=lz3gPwTs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:6 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by pete.vger.email (Postfix) with ESMTP id 056C98073DEC; Thu, 5 Oct 2023 09:57:19 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at pete.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S243519AbjJEQXG (ORCPT <rfc822;pusanteemu@gmail.com> + 18 others); Thu, 5 Oct 2023 12:23:06 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:36140 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S242473AbjJEQSF (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Thu, 5 Oct 2023 12:18:05 -0400 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 172E13F026; Thu, 5 Oct 2023 09:06:57 -0700 (PDT) Received: from pps.filterd (m0279868.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 395FkVwW026073; Thu, 5 Oct 2023 16:06:29 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type : content-transfer-encoding; s=qcppdkim1; bh=vR2FSBSTd8HPJ7sNxrVy7SiMCwoEMH2Vx+lLqcKHOV0=; b=lz3gPwTs1haTlg7NkKIOMZflT7gYi8N6AtiOg6eF/LQGFOc0UdPokp5EPpp++hvU1IuY KbF19chQxl4pzAVQD+T42ubSVUX8Gabz6DTD5Qhk11Ug5/Aw/8crdJH152QQ4ext6lgV nsFEQSFesr32DuDxkhHgxXI6GdYc4AZuxfOYRXXqy66o2YgeXjrpQNBV8TaFIT3J+j9T BcnBBUfQ2tCKacCWoZOKAlWYBw4/PFiYPcTFfDMEdgeB44KirvS1V6ITCFW/GL8OYOXD 7k3TYnC0wGYKIxRhtRdm9zf2xFQsem1kVSRRd5wv5IgG/zLxGAKezmxjU5rYOBbZ/xdC gQ== Received: from nalasppmta02.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3thrk391k7-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 05 Oct 2023 16:06:29 +0000 Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA02.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 395G6RHg002202 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 5 Oct 2023 16:06:27 GMT Received: from hu-devipriy-blr.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.36; Thu, 5 Oct 2023 09:06:22 -0700 From: Devi Priya <quic_devipriy@quicinc.com> To: <agross@kernel.org>, <andersson@kernel.org>, <konrad.dybcio@linaro.org>, <lee@kernel.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>, <thierry.reding@gmail.com>, <ndesaulniers@google.com>, <trix@redhat.com>, <baruch@tkos.co.il>, <linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <llvm@lists.linux.dev> CC: <linux-pwm@vger.kernel.org>, <u.kleine-koenig@pengutronix.de>, <nathan@kernel.org> Subject: [PATCH V15 2/4] dt-bindings: pwm: add IPQ6018 binding Date: Thu, 5 Oct 2023 21:35:48 +0530 Message-ID: <20231005160550.2423075-3-quic_devipriy@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231005160550.2423075-1-quic_devipriy@quicinc.com> References: <20231005160550.2423075-1-quic_devipriy@quicinc.com> MIME-Version: 1.0 Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8bit X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-ORIG-GUID: _R7pG3AXmqQpzaX0InNXJTjWeicMxkVy X-Proofpoint-GUID: _R7pG3AXmqQpzaX0InNXJTjWeicMxkVy X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.267,Aquarius:18.0.980,Hydra:6.0.619,FMLib:17.11.176.26 definitions=2023-10-05_11,2023-10-05_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 adultscore=0 impostorscore=0 spamscore=0 priorityscore=1501 malwarescore=0 clxscore=1015 lowpriorityscore=0 suspectscore=0 phishscore=0 mlxlogscore=999 bulkscore=0 mlxscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2309180000 definitions=main-2310050125 X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on pete.vger.email Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (pete.vger.email [0.0.0.0]); Thu, 05 Oct 2023 09:57:19 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1778935450983064235 X-GMAIL-MSGID: 1778935450983064235 |
Series | Add PWM support for IPQ chipsets | |
Commit Message
Devi Priya
Oct. 5, 2023, 4:05 p.m. UTC
DT binding for the PWM block in Qualcomm IPQ6018 SoC. Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Co-developed-by: Baruch Siach <baruch.siach@siklu.com> Signed-off-by: Baruch Siach <baruch.siach@siklu.com> Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> --- v15: No change v14: Picked up the R-b tag v13: Updated the file name to match the compatible Sorted the properties and updated the order in the required field Dropped the syscon node from examples v12: Picked up the R-b tag v11: No change v10: No change v9: Add 'ranges' property to example (Rob) Drop label in example (Rob) v8: Add size cell to 'reg' (Rob) v7: Use 'reg' instead of 'offset' (Rob) Drop 'clock-names' and 'assigned-clock*' (Bjorn) Use single cell address/size in example node (Bjorn) Move '#pwm-cells' lower in example node (Bjorn) List 'reg' as required v6: Device node is child of TCSR; remove phandle (Rob Herring) Add assigned-clocks/assigned-clock-rates (Uwe Kleine-König) v5: Use qcom,pwm-regs for phandle instead of direct regs (Bjorn Andersson, Kathiravan T) v4: Update the binding example node as well (Rob Herring's bot) v3: s/qcom,pwm-ipq6018/qcom,ipq6018-pwm/ (Rob Herring) v2: Make #pwm-cells const (Rob Herring) .../bindings/pwm/qcom,ipq6018-pwm.yaml | 45 +++++++++++++++++++ 1 file changed, 45 insertions(+) create mode 100644 Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml
Comments
Hello, On Thu, Oct 05, 2023 at 09:35:48PM +0530, Devi Priya wrote: > DT binding for the PWM block in Qualcomm IPQ6018 SoC. > > Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org> > Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > Co-developed-by: Baruch Siach <baruch.siach@siklu.com> > Signed-off-by: Baruch Siach <baruch.siach@siklu.com> > Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> > --- > v15: > > No change > > v14: > > Picked up the R-b tag > > v13: > > Updated the file name to match the compatible > > Sorted the properties and updated the order in the required field > > Dropped the syscon node from examples > > v12: > > Picked up the R-b tag > > v11: > > No change > > v10: > > No change > > v9: > > Add 'ranges' property to example (Rob) > > Drop label in example (Rob) > > v8: > > Add size cell to 'reg' (Rob) > > v7: > > Use 'reg' instead of 'offset' (Rob) > > Drop 'clock-names' and 'assigned-clock*' (Bjorn) > > Use single cell address/size in example node (Bjorn) > > Move '#pwm-cells' lower in example node (Bjorn) > > List 'reg' as required > > v6: > > Device node is child of TCSR; remove phandle (Rob Herring) > > Add assigned-clocks/assigned-clock-rates (Uwe Kleine-König) > > v5: Use qcom,pwm-regs for phandle instead of direct regs (Bjorn > Andersson, Kathiravan T) > > v4: Update the binding example node as well (Rob Herring's bot) > > v3: s/qcom,pwm-ipq6018/qcom,ipq6018-pwm/ (Rob Herring) > > v2: Make #pwm-cells const (Rob Herring) > > .../bindings/pwm/qcom,ipq6018-pwm.yaml | 45 +++++++++++++++++++ > 1 file changed, 45 insertions(+) > create mode 100644 Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml > > diff --git a/Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml b/Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml > new file mode 100644 > index 000000000000..6d0d7ed271f7 > --- /dev/null > +++ b/Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml > @@ -0,0 +1,45 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/pwm/qcom,ipq6018-pwm.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Qualcomm IPQ6018 PWM controller > + > +maintainers: > + - Baruch Siach <baruch@tkos.co.il> Not being very fluent in dt and binding yaml I wonder if adding allOf: - $ref: pwm.yaml# would be beneficial?! > +properties: > + compatible: > + const: qcom,ipq6018-pwm > + > + reg: > + description: Offset of PWM register in the TCSR block. > + maxItems: 1 > + > + clocks: > + maxItems: 1 > + > + "#pwm-cells": > + const: 2 The driver only supports normal polarity. Is this a shortcoming of the driver, or is the hardware incapable to do that, too? If it's only the former I'd want #pwm-cells = <3> here. For ease of use I'd not oppose if you pick #pwm-cells = <3> even if the hardware can only do normal polarity. > + > +required: > + - compatible > + - reg > + - clocks > + - "#pwm-cells" > + > +additionalProperties: false > + > +examples: > + - | > + #include <dt-bindings/clock/qcom,gcc-ipq6018.h> > + > + pwm: pwm@a010 { > + compatible = "qcom,ipq6018-pwm"; > + reg = <0xa010 0x20>; > + clocks = <&gcc GCC_ADSS_PWM_CLK>; > + assigned-clocks = <&gcc GCC_ADSS_PWM_CLK>; > + assigned-clock-rates = <100000000>; > + #pwm-cells = <2>; > + }; Best regards Uwe
On Wed, Oct 18, 2023 at 3:46 PM Uwe Kleine-König <u.kleine-koenig@pengutronix.de> wrote: > > Hello, > > On Thu, Oct 05, 2023 at 09:35:48PM +0530, Devi Priya wrote: > > DT binding for the PWM block in Qualcomm IPQ6018 SoC. > > > > Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org> > > Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> > > Co-developed-by: Baruch Siach <baruch.siach@siklu.com> > > Signed-off-by: Baruch Siach <baruch.siach@siklu.com> > > Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> > > --- > > v15: > > > > No change > > > > v14: > > > > Picked up the R-b tag > > > > v13: > > > > Updated the file name to match the compatible > > > > Sorted the properties and updated the order in the required field > > > > Dropped the syscon node from examples > > > > v12: > > > > Picked up the R-b tag > > > > v11: > > > > No change > > > > v10: > > > > No change > > > > v9: > > > > Add 'ranges' property to example (Rob) > > > > Drop label in example (Rob) > > > > v8: > > > > Add size cell to 'reg' (Rob) > > > > v7: > > > > Use 'reg' instead of 'offset' (Rob) > > > > Drop 'clock-names' and 'assigned-clock*' (Bjorn) > > > > Use single cell address/size in example node (Bjorn) > > > > Move '#pwm-cells' lower in example node (Bjorn) > > > > List 'reg' as required > > > > v6: > > > > Device node is child of TCSR; remove phandle (Rob Herring) > > > > Add assigned-clocks/assigned-clock-rates (Uwe Kleine-König) > > > > v5: Use qcom,pwm-regs for phandle instead of direct regs (Bjorn > > Andersson, Kathiravan T) > > > > v4: Update the binding example node as well (Rob Herring's bot) > > > > v3: s/qcom,pwm-ipq6018/qcom,ipq6018-pwm/ (Rob Herring) > > > > v2: Make #pwm-cells const (Rob Herring) > > > > .../bindings/pwm/qcom,ipq6018-pwm.yaml | 45 +++++++++++++++++++ > > 1 file changed, 45 insertions(+) > > create mode 100644 Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml > > > > diff --git a/Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml b/Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml > > new file mode 100644 > > index 000000000000..6d0d7ed271f7 > > --- /dev/null > > +++ b/Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml > > @@ -0,0 +1,45 @@ > > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > > +%YAML 1.2 > > +--- > > +$id: http://devicetree.org/schemas/pwm/qcom,ipq6018-pwm.yaml# > > +$schema: http://devicetree.org/meta-schemas/core.yaml# > > + > > +title: Qualcomm IPQ6018 PWM controller > > + > > +maintainers: > > + - Baruch Siach <baruch@tkos.co.il> > > Not being very fluent in dt and binding yaml I wonder if adding > > allOf: > - $ref: pwm.yaml# > > would be beneficial?! Not really because the only thing you pick up is #pwm-cells, but that's still needed here since that varies by binding. A reference generally becomes useful when there are child nodes (e.g. a bus binding) or multiple properties. > > +properties: > > + compatible: > > + const: qcom,ipq6018-pwm > > + > > + reg: > > + description: Offset of PWM register in the TCSR block. > > + maxItems: 1 > > + > > + clocks: > > + maxItems: 1 > > + > > + "#pwm-cells": > > + const: 2 > > The driver only supports normal polarity. Is this a shortcoming of the > driver, or is the hardware incapable to do that, too? > > If it's only the former I'd want #pwm-cells = <3> here. For ease of use > I'd not oppose if you pick #pwm-cells = <3> even if the hardware can > only do normal polarity. Devi, Can we get an answer here soon. The MFD part has been applied and it references this schema causing warnings. So this needs to land or MFD schema reverted. Rob
On 10/20/2023 8:44 PM, Rob Herring wrote: > On Wed, Oct 18, 2023 at 3:46 PM Uwe Kleine-König > <u.kleine-koenig@pengutronix.de> wrote: >> Hello, >> >> On Thu, Oct 05, 2023 at 09:35:48PM +0530, Devi Priya wrote: >>> DT binding for the PWM block in Qualcomm IPQ6018 SoC. >>> >>> Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org> >>> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> >>> Co-developed-by: Baruch Siach <baruch.siach@siklu.com> >>> Signed-off-by: Baruch Siach <baruch.siach@siklu.com> >>> Signed-off-by: Devi Priya <quic_devipriy@quicinc.com> >>> --- >>> v15: >>> >>> No change >>> >>> v14: >>> >>> Picked up the R-b tag >>> >>> v13: >>> >>> Updated the file name to match the compatible >>> >>> Sorted the properties and updated the order in the required field >>> >>> Dropped the syscon node from examples >>> >>> v12: >>> >>> Picked up the R-b tag >>> >>> v11: >>> >>> No change >>> >>> v10: >>> >>> No change >>> >>> v9: >>> >>> Add 'ranges' property to example (Rob) >>> >>> Drop label in example (Rob) >>> >>> v8: >>> >>> Add size cell to 'reg' (Rob) >>> >>> v7: >>> >>> Use 'reg' instead of 'offset' (Rob) >>> >>> Drop 'clock-names' and 'assigned-clock*' (Bjorn) >>> >>> Use single cell address/size in example node (Bjorn) >>> >>> Move '#pwm-cells' lower in example node (Bjorn) >>> >>> List 'reg' as required >>> >>> v6: >>> >>> Device node is child of TCSR; remove phandle (Rob Herring) >>> >>> Add assigned-clocks/assigned-clock-rates (Uwe Kleine-König) >>> >>> v5: Use qcom,pwm-regs for phandle instead of direct regs (Bjorn >>> Andersson, Kathiravan T) >>> >>> v4: Update the binding example node as well (Rob Herring's bot) >>> >>> v3: s/qcom,pwm-ipq6018/qcom,ipq6018-pwm/ (Rob Herring) >>> >>> v2: Make #pwm-cells const (Rob Herring) >>> >>> .../bindings/pwm/qcom,ipq6018-pwm.yaml | 45 +++++++++++++++++++ >>> 1 file changed, 45 insertions(+) >>> create mode 100644 Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml >>> >>> diff --git a/Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml b/Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml >>> new file mode 100644 >>> index 000000000000..6d0d7ed271f7 >>> --- /dev/null >>> +++ b/Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml >>> @@ -0,0 +1,45 @@ >>> +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) >>> +%YAML 1.2 >>> +--- >>> +$id: http://devicetree.org/schemas/pwm/qcom,ipq6018-pwm.yaml# >>> +$schema: http://devicetree.org/meta-schemas/core.yaml# >>> + >>> +title: Qualcomm IPQ6018 PWM controller >>> + >>> +maintainers: >>> + - Baruch Siach <baruch@tkos.co.il> >> Not being very fluent in dt and binding yaml I wonder if adding >> >> allOf: >> - $ref: pwm.yaml# >> >> would be beneficial?! > Not really because the only thing you pick up is #pwm-cells, but > that's still needed here since that varies by binding. A reference > generally becomes useful when there are child nodes (e.g. a bus > binding) or multiple properties. > >>> +properties: >>> + compatible: >>> + const: qcom,ipq6018-pwm >>> + >>> + reg: >>> + description: Offset of PWM register in the TCSR block. >>> + maxItems: 1 >>> + >>> + clocks: >>> + maxItems: 1 >>> + >>> + "#pwm-cells": >>> + const: 2 >> The driver only supports normal polarity. Is this a shortcoming of the >> driver, or is the hardware incapable to do that, too? >> >> If it's only the former I'd want #pwm-cells = <3> here. For ease of use >> I'd not oppose if you pick #pwm-cells = <3> even if the hardware can >> only do normal polarity. > Devi, Can we get an answer here soon. Rob, Devi is on vacation for couple of weeks. I don't have much idea on this as of now, how can I help here, if needed? > > The MFD part has been applied and it references this schema causing > warnings. So this needs to land or MFD schema reverted. > > Rob
Hello, On Fri, Oct 20, 2023 at 10:14:48AM -0500, Rob Herring wrote: > On Wed, Oct 18, 2023 at 3:46 PM Uwe Kleine-König > <u.kleine-koenig@pengutronix.de> wrote: > > On Thu, Oct 05, 2023 at 09:35:48PM +0530, Devi Priya wrote: > > > + "#pwm-cells": > > > + const: 2 > > > > The driver only supports normal polarity. Is this a shortcoming of the > > driver, or is the hardware incapable to do that, too? > > > > If it's only the former I'd want #pwm-cells = <3> here. For ease of use > > I'd not oppose if you pick #pwm-cells = <3> even if the hardware can > > only do normal polarity. > > Devi, Can we get an answer here soon. > > The MFD part has been applied and it references this schema causing > warnings. So this needs to land or MFD schema reverted. Or the reference to the pwm stuff deleted from the mfd binding? Best regards Uwe
diff --git a/Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml b/Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml new file mode 100644 index 000000000000..6d0d7ed271f7 --- /dev/null +++ b/Documentation/devicetree/bindings/pwm/qcom,ipq6018-pwm.yaml @@ -0,0 +1,45 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pwm/qcom,ipq6018-pwm.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm IPQ6018 PWM controller + +maintainers: + - Baruch Siach <baruch@tkos.co.il> + +properties: + compatible: + const: qcom,ipq6018-pwm + + reg: + description: Offset of PWM register in the TCSR block. + maxItems: 1 + + clocks: + maxItems: 1 + + "#pwm-cells": + const: 2 + +required: + - compatible + - reg + - clocks + - "#pwm-cells" + +additionalProperties: false + +examples: + - | + #include <dt-bindings/clock/qcom,gcc-ipq6018.h> + + pwm: pwm@a010 { + compatible = "qcom,ipq6018-pwm"; + reg = <0xa010 0x20>; + clocks = <&gcc GCC_ADSS_PWM_CLK>; + assigned-clocks = <&gcc GCC_ADSS_PWM_CLK>; + assigned-clock-rates = <100000000>; + #pwm-cells = <2>; + };