From patchwork Thu Oct 5 13:27:30 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jayesh Choudhary X-Patchwork-Id: 148783 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:612c:2016:b0:403:3b70:6f57 with SMTP id fe22csp350428vqb; Thu, 5 Oct 2023 07:49:43 -0700 (PDT) X-Google-Smtp-Source: AGHT+IENXs/lUhcliW1H7ZugMisgcSRuQQrgioBvNBDLJQ+kWR+M9WSoSJBQjCGYCPcsw/fFidMT X-Received: by 2002:a17:903:18a:b0:1b8:a67f:1c15 with SMTP id z10-20020a170903018a00b001b8a67f1c15mr2638855plg.25.1696517383630; Thu, 05 Oct 2023 07:49:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1696517383; cv=none; d=google.com; s=arc-20160816; b=lGeAA7H+mn/h3I3cMlhzg7OSR7l9EP5cDVzIGVkVeQDAFx8Xaz/tHto+nldMDWBnQu TRQIDu5pvdn+w6yjh7XzgWy+durtmzbx2JTxtMjrqGztt1cSGIyyP5iGRAiwkwUlZvoT jDE4jqjt+b5usCRkGgYTTfmJDD7uYiByND7YwwaUcROAU8WKE36skb2M+t/NHI0p5GX5 acYqZXWDubM5AfjEEh40/h25eIjMgKyy8ac0mVw1Rx+/hmlPrBF2pzS3qsowjSqibpjJ Rwj5X6An/d/PkdBNWQlVbZx1dC5Av2jvMeTKly2/9RxQKAefbwyaOgR7N+FFwSKXwWZ+ C4fQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=dhF1bJ0ZILUtbK7vebe0Yuiz2gSzGrAxN/oVbUrMUUM=; fh=/GEJjb9zemR4NZB6DC3piieuPzLX8vbbj5mYlMm5sV0=; b=QwRxf3u/z3eTneKjmmlFSYe9knQz1BGSiTbS2lX0nkZTKZYXPMJQB5pp3RbkFz2m/L tgmIMuCo+tgrNnloAF3w3Ygnz3Hnh2EsEsuLRDCv1YHrhiodVvukyeg4jV/m7WcLFSk4 zAxCsbnfEMX0YebGaf8Vic+O+Yg1mzc87SXjzI96VJXOfG9kzM5cVNkc/SjO3zP30GZX Xi06q/gWKBuXQCEqeQzQ9CdDyZMmGugecJpCN5593Hd19RzMuninf5AzUV9z1bqIMPqS rw/DS2ThD+ijZ+7lEVRZos3Du0yFPC/IucDAvZqDWgQzNRdCakqFMh4vY3DHiK7brfP4 uY9A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=Z59DsFa2; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from groat.vger.email (groat.vger.email. [23.128.96.35]) by mx.google.com with ESMTPS id u15-20020a170903124f00b001c60e273252si1666710plh.25.2023.10.05.07.49.43 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 05 Oct 2023 07:49:43 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) client-ip=23.128.96.35; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=Z59DsFa2; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by groat.vger.email (Postfix) with ESMTP id 703B88374D86; Thu, 5 Oct 2023 07:49:22 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at groat.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S237124AbjJEOpz (ORCPT + 19 others); Thu, 5 Oct 2023 10:45:55 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45056 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238897AbjJEOlR (ORCPT ); Thu, 5 Oct 2023 10:41:17 -0400 Received: from fllv0016.ext.ti.com (fllv0016.ext.ti.com [198.47.19.142]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id E997CA38B; Thu, 5 Oct 2023 07:15:51 -0700 (PDT) Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0016.ext.ti.com (8.15.2/8.15.2) with ESMTP id 395DRe4d128460; Thu, 5 Oct 2023 08:27:40 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1696512460; bh=dhF1bJ0ZILUtbK7vebe0Yuiz2gSzGrAxN/oVbUrMUUM=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=Z59DsFa276Kb27DIFdEYWwHEZnxGNK2CVqJ8BYqg5D7lqykdX84ATYPrJ7YNeDdZ5 UE82w4qayK/G1rloUHGQqBAtqt21a1DzrDCofBzriGiUiCQmyXxnR/rCtht5qUmPlG 8lcwTrbLnUqCeMLvUOXHRkOCoP7oXEVIXSgDl7Ng= Received: from DLEE107.ent.ti.com (dlee107.ent.ti.com [157.170.170.37]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 395DRdwk040716 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Thu, 5 Oct 2023 08:27:39 -0500 Received: from DLEE114.ent.ti.com (157.170.170.25) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Thu, 5 Oct 2023 08:27:39 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE114.ent.ti.com (157.170.170.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Thu, 5 Oct 2023 08:27:39 -0500 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 395DRceG126693; Thu, 5 Oct 2023 08:27:39 -0500 From: Jayesh Choudhary To: , , CC: , , , , , , , , , , , , Subject: [PATCH RESEND v11 3/5] arm64: dts: ti: k3-j784s4-main: Add DSS and DP-bridge node Date: Thu, 5 Oct 2023 18:57:30 +0530 Message-ID: <20231005132732.7462-4-j-choudhary@ti.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20231005132732.7462-1-j-choudhary@ti.com> References: <20231005132732.7462-1-j-choudhary@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on groat.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (groat.vger.email [0.0.0.0]); Thu, 05 Oct 2023 07:49:22 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1778927411602233178 X-GMAIL-MSGID: 1778927411602233178 From: Rahul T R Add DSS and DP-bridge node for J784S4 SoC. DSS IP in J784S4 is same as DSS IP in J721E, so same compatible is being used. The DP is Cadence MHDP8546. Disable them by default as nodes are missing port definition and phy link configurations which are added later in platform dt file. Signed-off-by: Rahul T R [j-choudhary@ti.com: move dss & mhdp node together in main, fix dss node] Signed-off-by: Jayesh Choudhary Reviewed-by: Aradhya Bhatia --- arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 71 ++++++++++++++++++++++ 1 file changed, 71 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi index e20e26b76ffd..59451b8f063c 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi @@ -1773,4 +1773,75 @@ c71_3: dsp@67800000 { firmware-name = "j784s4-c71_3-fw"; status = "disabled"; }; + + mhdp: bridge@a000000 { + compatible = "ti,j721e-mhdp8546"; + reg = <0x0 0xa000000 0x0 0x30a00>, + <0x0 0x4f40000 0x0 0x20>; + reg-names = "mhdptx", "j721e-intg"; + clocks = <&k3_clks 217 11>; + interrupt-parent = <&gic500>; + interrupts = ; + power-domains = <&k3_pds 217 TI_SCI_PD_EXCLUSIVE>; + status = "disabled"; + + dp0_ports: ports { + #address-cells = <1>; + #size-cells = <0>; + /* Remote-endpoints are on the boards so + * ports are defined in the platform dt file. + */ + }; + }; + + dss: dss@4a00000 { + compatible = "ti,j721e-dss"; + reg = <0x00 0x04a00000 0x00 0x10000>, /* common_m */ + <0x00 0x04a10000 0x00 0x10000>, /* common_s0*/ + <0x00 0x04b00000 0x00 0x10000>, /* common_s1*/ + <0x00 0x04b10000 0x00 0x10000>, /* common_s2*/ + <0x00 0x04a20000 0x00 0x10000>, /* vidl1 */ + <0x00 0x04a30000 0x00 0x10000>, /* vidl2 */ + <0x00 0x04a50000 0x00 0x10000>, /* vid1 */ + <0x00 0x04a60000 0x00 0x10000>, /* vid2 */ + <0x00 0x04a70000 0x00 0x10000>, /* ovr1 */ + <0x00 0x04a90000 0x00 0x10000>, /* ovr2 */ + <0x00 0x04ab0000 0x00 0x10000>, /* ovr3 */ + <0x00 0x04ad0000 0x00 0x10000>, /* ovr4 */ + <0x00 0x04a80000 0x00 0x10000>, /* vp1 */ + <0x00 0x04aa0000 0x00 0x10000>, /* vp1 */ + <0x00 0x04ac0000 0x00 0x10000>, /* vp1 */ + <0x00 0x04ae0000 0x00 0x10000>, /* vp4 */ + <0x00 0x04af0000 0x00 0x10000>; /* wb */ + reg-names = "common_m", "common_s0", + "common_s1", "common_s2", + "vidl1", "vidl2","vid1","vid2", + "ovr1", "ovr2", "ovr3", "ovr4", + "vp1", "vp2", "vp3", "vp4", + "wb"; + clocks = <&k3_clks 218 0>, + <&k3_clks 218 2>, + <&k3_clks 218 5>, + <&k3_clks 218 14>, + <&k3_clks 218 18>; + clock-names = "fck", "vp1", "vp2", "vp3", "vp4"; + power-domains = <&k3_pds 218 TI_SCI_PD_EXCLUSIVE>; + interrupts = , + , + , + ; + interrupt-names = "common_m", + "common_s0", + "common_s1", + "common_s2"; + status = "disabled"; + + dss_ports: ports { + #address-cells = <1>; + #size-cells = <0>; + /* Ports that DSS drives are platform specific + * so they are defined in platform dt file. + */ + }; + }; };