From patchwork Wed Oct 4 02:02:21 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: "David E. Box" X-Patchwork-Id: 148142 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:612c:2a8e:b0:403:3b70:6f57 with SMTP id in14csp2469577vqb; Tue, 3 Oct 2023 19:04:22 -0700 (PDT) X-Google-Smtp-Source: AGHT+IG+bXth7OoJle/b4CUEirUPrIinR9gvBln0GUF58FibaSAGKiv1sFb6u9D7nhxo4lJKIHI/ X-Received: by 2002:a17:90a:fe05:b0:279:11db:2fe1 with SMTP id ck5-20020a17090afe0500b0027911db2fe1mr986738pjb.31.1696385062255; Tue, 03 Oct 2023 19:04:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1696385062; cv=none; d=google.com; s=arc-20160816; b=Vz53r3PhLhJXpSWUrCtqLshbS8f3xPx3kxZAFueymWBF8bOl/SHpbm7gD9p40m/djg RQf7f3hsFY8rXCtw33n9y0pJhQXiAODhHMCIC1j29mdsv+nc+CN0/L2USr5ynZIkEw6Z 3ASJZjliiytyhBCsu8CJH+zwGKO1Gl+snvyoPp9QY/4+qkgH86zwM9OR3MGMg+1p/mGO ouYQTukNHNEmFwls1TEWWgZYx2mZ/cPAol45wOyo31CmHZgcwHaqanzO/ipZYDMPiqhW F+D3Ck/yXl04rG7YDp+u+ewKKTgZ65fo7Z5noOfe4C/6WCbci8r7pw2dmZsQxgEDoUaE /5/Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=sEVfYm7li7FlxaYyZjykh4D4NQUdMaLS1vHpb/zJiJI=; fh=d9G4dsZtlI8UONIvGKwhW94hCYEPGxy6CqYeKEG646A=; b=lxbAjtUklxN37olWHgf98PuRXaprkflYW0k5/Kyuf/sd6GqV5myVlJ/QUbFpi2mMVy B/QFmLwI2QNWuFuUI3vcTlC4LSst3aimLNxxdr47TvGMo14vWU7vyVgL3HxMS5tfr9i7 +QCsOYVwxxCOQsFVLQqzLJIQjGz2Y0J2VKeSK4J4gFvv967hti8luqFFBUPDyXApKFcj H2ByLyNsIbAdLiECx5J6jirp4KbH0LjbVv8+KMQZzyz9CYeZnuFf57Pe7lP+Bt0f0qKs LZUSSSulnwRWwfxU3ujEqPmIxdU86Kk06akrD6JJU/QraI54aLGOZtXRHegblMxPINL+ hdvA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=HYspSFQj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from agentk.vger.email (agentk.vger.email. [23.128.96.32]) by mx.google.com with ESMTPS id a11-20020a17090ad80b00b00262f798b614si528157pjv.51.2023.10.03.19.04.22 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 03 Oct 2023 19:04:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) client-ip=23.128.96.32; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=HYspSFQj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.32 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by agentk.vger.email (Postfix) with ESMTP id 51302819ADBA; Tue, 3 Oct 2023 19:04:20 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at agentk.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S240553AbjJDCEE (ORCPT + 17 others); Tue, 3 Oct 2023 22:04:04 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41888 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S241070AbjJDCED (ORCPT ); Tue, 3 Oct 2023 22:04:03 -0400 Received: from mgamail.intel.com (mgamail.intel.com [198.175.65.9]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A5363CC8; Tue, 3 Oct 2023 19:03:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1696384992; x=1727920992; h=from:to:subject:date:message-id:in-reply-to:references: mime-version:content-transfer-encoding; bh=uXsaRxl1cg960R4xfYGboSA0ReN1bHlkZDKxInnxuzY=; b=HYspSFQjxgeXKh5tv0HJzIxnBvT/XvOsAwepVQblzCJwdwApggYSJAWc rzyg/na9G7thuC7rXoAPXRIX4MgsVtU0/nKwGUehTwgsK1oeWoDZn1Lrl KK/6F0ELfhagLEMbiRN+B9jIbGJdhU3xU7Raao9u/Za5zSno0mIbiKfM7 oMMNZU7zVNOL/DyRQN3TgmuXKdE3qEQLfrSuRSfo73FsJ9uWpQBgXvCKh OKeH4e3V/7/Y0dT4nvluxwmmdFM32TzFvpP79Wm5wSUfsEY+gnPoAnrzP HsNANd1onmxeSg/ucRObIQBI93RxDoWIcKLqDxIWtnx3lieSsdyOYHJJE g==; X-IronPort-AV: E=McAfee;i="6600,9927,10852"; a="1625877" X-IronPort-AV: E=Sophos;i="6.03,199,1694761200"; d="scan'208";a="1625877" Received: from orsmga003.jf.intel.com ([10.7.209.27]) by orvoesa101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 03 Oct 2023 19:02:24 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10852"; a="700926305" X-IronPort-AV: E=Sophos;i="6.03,199,1694761200"; d="scan'208";a="700926305" Received: from linux.intel.com ([10.54.29.200]) by orsmga003.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 03 Oct 2023 19:02:23 -0700 Received: from debox1-desk4.intel.com (unknown [10.209.24.172]) by linux.intel.com (Postfix) with ESMTP id BAFC6580C73; Tue, 3 Oct 2023 19:02:23 -0700 (PDT) From: "David E. Box" To: linux-kernel@vger.kernel.org, platform-driver-x86@vger.kernel.org, ilpo.jarvinen@linux.intel.com, rajvi.jingar@linux.intel.com Subject: [PATCH V2 12/13] platform/x86/intel/pmc: Read low power mode requirements for MTL-M and MTL-P Date: Tue, 3 Oct 2023 19:02:21 -0700 Message-Id: <20231004020222.193445-13-david.e.box@linux.intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20231004020222.193445-1-david.e.box@linux.intel.com> References: <20231004020222.193445-1-david.e.box@linux.intel.com> MIME-Version: 1.0 X-Spam-Status: No, score=-0.8 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on agentk.vger.email Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (agentk.vger.email [0.0.0.0]); Tue, 03 Oct 2023 19:04:20 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1778788663190381848 X-GMAIL-MSGID: 1778788663190381848 From: Xi Pardee Add support to read the low power mode requirements for Meteor Lake M and Meteor Lake P. Signed-off-by: Xi Pardee Signed-off-by: David E. Box Reviewed-by: Ilpo Järvinen --- V2 - fixed unused return value drivers/platform/x86/intel/pmc/mtl.c | 41 +++++++++++++++++++++++----- 1 file changed, 34 insertions(+), 7 deletions(-) diff --git a/drivers/platform/x86/intel/pmc/mtl.c b/drivers/platform/x86/intel/pmc/mtl.c index 780874142a90..78c9a80bd929 100644 --- a/drivers/platform/x86/intel/pmc/mtl.c +++ b/drivers/platform/x86/intel/pmc/mtl.c @@ -11,6 +11,13 @@ #include #include "core.h" +/* PMC SSRAM PMT Telemetry GUIDS */ +#define SOCP_LPM_REQ_GUID 0x2625030 +#define IOEM_LPM_REQ_GUID 0x4357464 +#define IOEP_LPM_REQ_GUID 0x5077612 + +static const u8 MTL_LPM_REG_INDEX[] = {0, 4, 5, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 20}; + /* * Die Mapping to Product. * Product SOCDie IOEDie PCHDie @@ -465,6 +472,7 @@ const struct pmc_reg_map mtl_socm_reg_map = { .lpm_sts = mtl_socm_lpm_maps, .lpm_status_offset = MTL_LPM_STATUS_OFFSET, .lpm_live_status_offset = MTL_LPM_LIVE_STATUS_OFFSET, + .lpm_reg_index = MTL_LPM_REG_INDEX, }; const struct pmc_bit_map mtl_ioep_pfear_map[] = { @@ -782,6 +790,13 @@ const struct pmc_reg_map mtl_ioep_reg_map = { .ltr_show_sts = mtl_ioep_ltr_show_map, .ltr_ignore_offset = CNP_PMC_LTR_IGNORE_OFFSET, .ltr_ignore_max = ADL_NUM_IP_IGN_ALLOWED, + .lpm_num_maps = ADL_LPM_NUM_MAPS, + .lpm_res_counter_step_x2 = TGL_PMC_LPM_RES_COUNTER_STEP_X2, + .lpm_residency_offset = MTL_LPM_RESIDENCY_OFFSET, + .lpm_priority_offset = MTL_LPM_PRI_OFFSET, + .lpm_en_offset = MTL_LPM_EN_OFFSET, + .lpm_sts_latch_en_offset = MTL_LPM_STATUS_LATCH_EN_OFFSET, + .lpm_reg_index = MTL_LPM_REG_INDEX, }; const struct pmc_bit_map mtl_ioem_pfear_map[] = { @@ -922,6 +937,13 @@ const struct pmc_reg_map mtl_ioem_reg_map = { .ltr_show_sts = mtl_ioep_ltr_show_map, .ltr_ignore_offset = CNP_PMC_LTR_IGNORE_OFFSET, .ltr_ignore_max = ADL_NUM_IP_IGN_ALLOWED, + .lpm_sts_latch_en_offset = MTL_LPM_STATUS_LATCH_EN_OFFSET, + .lpm_num_maps = ADL_LPM_NUM_MAPS, + .lpm_priority_offset = MTL_LPM_PRI_OFFSET, + .lpm_en_offset = MTL_LPM_EN_OFFSET, + .lpm_res_counter_step_x2 = TGL_PMC_LPM_RES_COUNTER_STEP_X2, + .lpm_residency_offset = MTL_LPM_RESIDENCY_OFFSET, + .lpm_reg_index = MTL_LPM_REG_INDEX, }; #define PMC_DEVID_SOCM 0x7e7f @@ -929,16 +951,19 @@ const struct pmc_reg_map mtl_ioem_reg_map = { #define PMC_DEVID_IOEM 0x7ebf static struct pmc_info mtl_pmc_info_list[] = { { - .devid = PMC_DEVID_SOCM, - .map = &mtl_socm_reg_map, + .guid = SOCP_LPM_REQ_GUID, + .devid = PMC_DEVID_SOCM, + .map = &mtl_socm_reg_map, }, { - .devid = PMC_DEVID_IOEP, - .map = &mtl_ioep_reg_map, + .guid = IOEP_LPM_REQ_GUID, + .devid = PMC_DEVID_IOEP, + .map = &mtl_ioep_reg_map, }, { - .devid = PMC_DEVID_IOEM, - .map = &mtl_ioem_reg_map + .guid = IOEM_LPM_REQ_GUID, + .devid = PMC_DEVID_IOEM, + .map = &mtl_ioem_reg_map }, {} }; @@ -1012,5 +1037,7 @@ int mtl_core_init(struct pmc_dev *pmcdev) dev_dbg(&pmcdev->pdev->dev, "ignoring GBE LTR\n"); pmc_core_send_ltr_ignore(pmcdev, 3); - return 0; + ret = pmc_core_ssram_get_lpm_reqs(pmcdev); + + return ret; }