| Message ID | 20230920065459.12738-6-quic_tengfan@quicinc.com |
|---|---|
| State | New |
| Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: ouuuleilei@gmail.com
Received: by 2002:a05:612c:172:b0:3f2:4152:657d with SMTP id h50csp3928659vqi;
Wed, 20 Sep 2023 00:00:44 -0700 (PDT)
X-Google-Smtp-Source:
AGHT+IHECyQ+T7etQHgMXRb7lM7NxdFYbMy8vJI3kofT0rCsDdUGuLlRGNqMD6l4J2t+kUOhJNLH
X-Received: by 2002:a17:90a:c685:b0:26d:23c3:9f30 with SMTP id
n5-20020a17090ac68500b0026d23c39f30mr6020620pjt.14.1695193244451;
Wed, 20 Sep 2023 00:00:44 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1695193244; cv=none;
d=google.com; s=arc-20160816;
b=jVb+9zb5+X+UGaa5Uzra28TJGu2wM4C7TfTAvVcJgUccig1n8f3SsYgGrxvYZmAMic
iyQRgDatL3WygN3X/pk6BHUUyznvkp00FB25DNvVJgGPD4AAu5aPz75gOVSyXfz8WlV2
GBXTTOlTV5pgIsv9JrrQP1HE3Bty2Now1gVM0JN/DJBbms4hT/GiKuVrIsDQZcJynoen
zc41Clm6vXNAl+UitiaqEkviOmX2kEzhnsQj8ClsuN+g//vMlbBHJzXO7kZbgXZLfMoO
3qP97JMyD6AykELQclGlklwQPcHIGkipAbcdZP8GHcSjv4vJEyHd2vLCGuacAOg4ngzB
kzNw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com;
s=arc-20160816;
h=list-id:precedence:mime-version:references:in-reply-to:message-id
:date:subject:cc:to:from:dkim-signature;
bh=brzQ+pXpxmnTkaFOwLaIEo/u+icdZVNR1O6HFBMjRF4=;
fh=bPBcLOt2EiqSzk8m6QUN4JLGFzTXQSbfySDXQEOfa9E=;
b=W7dXK/1l82tt+E4/R0WwokW1gshghw6f9xL4Mju0ft/cV7O5bA9O6/KAZ/5bTBnp2C
XLoIVJTY2tItESzND4zcqFf3DsxF+rE4OE2cCCYyuJHYCOS8qdKzXTwaLCpODplI4RNL
+9QHnXq4kt02tHcItKRPJmm2Di1T+9XQGswRz75EyILCSNNTtHzA1lT/aB0M2h58T/v5
HaRnHvh9PAgD44CtznJ02mrPLvL+H3zRmO6qoYTeJbeGJvIxkUqk7LLbYlVDosPbRIMm
pqnFAXwaaD0TG4yHx7St0fikOh464BTr76l6cGyD5+suo/WqqTvxgofESZa3UJgwGAC5
JZaQ==
ARC-Authentication-Results: i=1; mx.google.com;
dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=k4Qavvkz;
spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 23.128.96.38 as permitted sender)
smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com
Received: from fry.vger.email (fry.vger.email. [23.128.96.38])
by mx.google.com with ESMTPS id
h20-20020a17090acf1400b00263d00e1c54si934437pju.54.2023.09.20.00.00.44
(version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
Wed, 20 Sep 2023 00:00:44 -0700 (PDT)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 23.128.96.38 as permitted sender) client-ip=23.128.96.38;
Authentication-Results: mx.google.com;
dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=k4Qavvkz;
spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org
designates 23.128.96.38 as permitted sender)
smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com
Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0])
by fry.vger.email (Postfix) with ESMTP id 66E2E80A28F1;
Tue, 19 Sep 2023 23:57:04 -0700 (PDT)
X-Virus-Status: Clean
X-Virus-Scanned: clamav-milter 0.103.10 at fry.vger.email
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
id S233541AbjITG46 (ORCPT <rfc822;toshivichauhan@gmail.com>
+ 26 others); Wed, 20 Sep 2023 02:56:58 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43120 "EHLO
lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
with ESMTP id S233506AbjITG4o (ORCPT
<rfc822;linux-kernel@vger.kernel.org>);
Wed, 20 Sep 2023 02:56:44 -0400
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com
[205.220.168.131])
by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 513A8C6;
Tue, 19 Sep 2023 23:56:34 -0700 (PDT)
Received: from pps.filterd (m0279865.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id
38K5nMpd017953;
Wed, 20 Sep 2023 06:56:10 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com;
h=from : to : cc :
subject : date : message-id : in-reply-to : references : mime-version :
content-type; s=qcppdkim1;
bh=brzQ+pXpxmnTkaFOwLaIEo/u+icdZVNR1O6HFBMjRF4=;
b=k4QavvkzQ1tniMcSDfOEBPhczrkTVs6MI3K/XxU2qE/KmnCfVNrM+9KjOLY/djwWrEQU
s2gplS97xm0oy+dPcpsQ8i8f533RVJBKeVwPPdlUpx+t9mAHYlOZJKOhSPLeq00M6A+1
HjZGp1dcEHTbrv/ROaBEd+8SnmGyQ0MSqnObiaNwLIFo3tTmD4dXz4ex3tHBjmVSN76y
wPio20RqO1hI+v2iTEVyXaNCOLADq6Acaeksvemsvtw+UQ95oQfBecxnTKE2Oyg8GqHa
uSeRDVC5RWsTsssmojIrFGAs+W97XlLqbQhg1W3j7gK4+v6j4vkit7/2Nrdrvw1s7tDR jw==
Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com
[129.46.96.20])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3t7qj90gdt-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256
verify=NOT);
Wed, 20 Sep 2023 06:56:10 +0000
Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com
[10.47.209.196])
by NALASPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id
38K6uAUn019717
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256
verify=NOT);
Wed, 20 Sep 2023 06:56:10 GMT
Received: from tengfan2-gv.qualcomm.com (10.80.80.8) by
nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.2.1118.36; Tue, 19 Sep 2023 23:56:01 -0700
From: Tengfei Fan <quic_tengfan@quicinc.com>
To: <agross@kernel.org>, <andersson@kernel.org>,
<konrad.dybcio@linaro.org>, <tglx@linutronix.de>, <maz@kernel.org>,
<robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>,
<conor+dt@kernel.org>, <catalin.marinas@arm.com>, <will@kernel.org>
CC: <geert+renesas@glider.be>, <arnd@arndb.de>,
<neil.armstrong@linaro.org>, <nfraprado@collabora.com>,
<rafal@milecki.pl>, <peng.fan@nxp.com>,
<linux-arm-msm@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
<devicetree@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>, <quic_tsoni@quicinc.com>,
<quic_shashim@quicinc.com>, <quic_kaushalk@quicinc.com>,
<quic_tdas@quicinc.com>, <quic_tingweiz@quicinc.com>,
<quic_aiquny@quicinc.com>, <quic_ajipan@quicinc.com>,
<kernel@quicinc.com>, Tengfei Fan <quic_tengfan@quicinc.com>
Subject: [PATCH v3 5/5] arm64: defconfig: enable clock controller and pinctrl
for SM4450
Date: Wed, 20 Sep 2023 14:54:59 +0800
Message-ID: <20230920065459.12738-6-quic_tengfan@quicinc.com>
X-Mailer: git-send-email 2.17.1
In-Reply-To: <20230920065459.12738-1-quic_tengfan@quicinc.com>
References: <20230920065459.12738-1-quic_tengfan@quicinc.com>
MIME-Version: 1.0
Content-Type: text/plain
X-Originating-IP: [10.80.80.8]
X-ClientProxiedBy: nasanex01b.na.qualcomm.com (10.46.141.250) To
nalasex01a.na.qualcomm.com (10.47.209.196)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-GUID: BBoMmDX8I1JBsjmVZIpfWaXpuDBCblBS
X-Proofpoint-ORIG-GUID: BBoMmDX8I1JBsjmVZIpfWaXpuDBCblBS
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.267,Aquarius:18.0.980,Hydra:6.0.601,FMLib:17.11.176.26
definitions=2023-09-20_02,2023-09-19_01,2023-05-22_02
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
clxscore=1015
priorityscore=1501 impostorscore=0 suspectscore=0 mlxlogscore=660
mlxscore=0 phishscore=0 lowpriorityscore=0 adultscore=0 bulkscore=0
malwarescore=0 spamscore=0 classifier=spam adjust=0 reason=mlx scancount=1
engine=8.12.0-2308100000 definitions=main-2309200055
X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID,
DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI,
SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no
version=3.4.6
X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on fry.vger.email
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Greylist: Sender passed SPF test,
not delayed by milter-greylist-4.6.4 (fry.vger.email [0.0.0.0]);
Tue, 19 Sep 2023 23:57:04 -0700 (PDT)
X-getmail-retrieved-from-mailbox: INBOX
X-GMAIL-THRID: 1777538951318618859
X-GMAIL-MSGID: 1777538951318618859
|
| Series |
soc: qcom: Add uart console support for SM4450
|
|
Commit Message
Tengfei Fan
Sept. 20, 2023, 6:54 a.m. UTC
Enable global clock controller and pinctrl for support the Qualcomm
SM4450 platform to boot to UART console.
The serial engine depends on some global clock controller and pinctrl, but
as the serial console driver is only available as built-in, so the global
clock controller and pinctrl also needs be built-in for the UART device to
probe and register the console.
Signed-off-by: Tengfei Fan <quic_tengfan@quicinc.com>
---
arch/arm64/configs/defconfig | 2 ++
1 file changed, 2 insertions(+)
diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 77c63c24b3a0..5bc9e9e94cf6 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -598,6 +598,7 @@ CONFIG_PINCTRL_SC8280XP=y CONFIG_PINCTRL_SDM660=y CONFIG_PINCTRL_SDM670=y CONFIG_PINCTRL_SDM845=y +CONFIG_PINCTRL_SM4450=y CONFIG_PINCTRL_SM6115=y CONFIG_PINCTRL_SM6125=y CONFIG_PINCTRL_SM6350=y @@ -1242,6 +1243,7 @@ CONFIG_SM_DISPCC_6115=m CONFIG_SM_DISPCC_8250=y CONFIG_SM_DISPCC_8450=m CONFIG_SM_DISPCC_8550=m +CONFIG_SM_GCC_4450=y CONFIG_SM_GCC_6115=y CONFIG_SM_GCC_8350=y CONFIG_SM_GCC_8450=y