From patchwork Fri Sep 15 15:57:46 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Ilpo_J=C3=A4rvinen?= X-Patchwork-Id: 140631 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:612c:172:b0:3f2:4152:657d with SMTP id h50csp1265047vqi; Fri, 15 Sep 2023 12:13:41 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFkTgR9to7K5fVxbkNToG5vZpxvka7+Gb/6NbDGFizRAlWBVOiNG4ogzra3MKxglmFsEGbN X-Received: by 2002:a05:6a20:560c:b0:154:e887:f581 with SMTP id ir12-20020a056a20560c00b00154e887f581mr2773040pzc.58.1694805221376; Fri, 15 Sep 2023 12:13:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1694805221; cv=none; d=google.com; s=arc-20160816; b=dCjrdlEI673dMtPHGSVJIzBTIFaYOUq5cW3xsQ55KogAi1XFDYvXNxvCrLLQ70+lLh FioUF2c7VMmLlf+tX5EeyRb+jcgpPLr6KhRr+upE2e2SUhfTgocn7h3o58GIG+sMHjdm joLH4aJ9/NCd3s3iaf8HmFKTixwByNMJUe8JtU5zg2qiyoMlcji10GY9J3Lh9Nw4hKgm pSOm0iCXwvLcN2YOFUQLSmeqqQYnJM7sVSFgxt0OWlN5YtP1AQja8B0vT/ciF1MUB0EX YepWmiZ7pKK32yfg4B2xHVnKS0f5W+PH1yhpO8foFRUcuUBCzqDtvzhT+46/eeh5YwwS 1qTQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=QYzdGtdUnQykBYwuBSObu+mUlX+sWJFdLmKGH3PbocY=; fh=hZLmt6afxROhcWMieefqgqDfx+oilLKHrk2svuRRdTk=; b=CK4tip8BoLQqmYuIuW29LBrXwXD1kmTzQ1p6+3hm+jU4HBOLM0FuPk9aFpM9w1M1LD CwOlH1+ayPoREWJ3bllEBoJbDyimhJzfIQ8XfdFZ69U4y+V46+u9crdj2AdWuBvYHHjs B+EhbJC/WUTBSFSsKUi2Di3btGAsjVAFuosIA6XRV8nD/EGVFdRfJXuf2ZaQVdAYONhU wUqH3UuEFXMPtkFrH5UzZ+Kki/vluUjPf5YUOY2oHjMJmKWD0DmhCY6w+dmtzIreI79/ rZBcxmBGzeNuv1OgkeV7EToyuWWto2zC2sJQrGUGsgFcd4+jgB7qyUBgqF8BCEHNUs4i RG/w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=cjhaxKYY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from snail.vger.email (snail.vger.email. [23.128.96.37]) by mx.google.com with ESMTPS id o25-20020a635a19000000b00563de35d397si3540462pgb.487.2023.09.15.12.13.40 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 15 Sep 2023 12:13:41 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) client-ip=23.128.96.37; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=cjhaxKYY; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.37 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by snail.vger.email (Postfix) with ESMTP id 2360A8135296; Fri, 15 Sep 2023 08:59:07 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at snail.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S236334AbjIOP6i (ORCPT + 30 others); Fri, 15 Sep 2023 11:58:38 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52998 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S236237AbjIOP6L (ORCPT ); Fri, 15 Sep 2023 11:58:11 -0400 Received: from mgamail.intel.com (mgamail.intel.com [134.134.136.20]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4E46CE78; Fri, 15 Sep 2023 08:58:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1694793487; x=1726329487; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=j6SDgstlq1BV6IaLeRs7Qh9MPTgsTGm9fYKFIXYrqvw=; b=cjhaxKYYeV367qEMFqa7L+W8L+73NN5NluUZLrsxa6hbc0/F+i7rYrOk iPTfs9ftGw48oyuKl5VXsQnL0jmbZNkrtB4HLf2EVYRpUEjo/6/U15aBC HrtuFzYmgvWgf32iYWDxT6j88xaLJ4RSkW8HOqhZVMxS4qp/vhNA0FFhn bhz6RmsSKLm0i+p7cKlwqJf2wr6qsvJK1u44/MXlvOUyTrQH/8Q9+j02D 5JUg5dHX04LEKw5/hCeiy/sxtSvVkBm2G9RRGfzXyl0DUBuB2lt1fwm1W Uvfsv8n9gcy81simQUuysrJWInlQI3g5VvuwhSbdf16T72ONs/F0JAzka g==; X-IronPort-AV: E=McAfee;i="6600,9927,10834"; a="369594611" X-IronPort-AV: E=Sophos;i="6.02,149,1688454000"; d="scan'208";a="369594611" Received: from orsmga002.jf.intel.com ([10.7.209.21]) by orsmga101.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Sep 2023 08:58:06 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10834"; a="745036686" X-IronPort-AV: E=Sophos;i="6.02,149,1688454000"; d="scan'208";a="745036686" Received: from srdoo-mobl1.ger.corp.intel.com (HELO ijarvine-mobl2.ger.corp.intel.com) ([10.252.38.99]) by orsmga002-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 15 Sep 2023 08:58:04 -0700 From: =?utf-8?q?Ilpo_J=C3=A4rvinen?= To: linux-pci@vger.kernel.org, Bjorn Helgaas , linux-kernel@vger.kernel.org Cc: =?utf-8?q?Ilpo_J=C3=A4rvinen?= Subject: [PATCH 1/7] PCI: Add PCI_L1SS_CTL2 fields Date: Fri, 15 Sep 2023 18:57:46 +0300 Message-Id: <20230915155752.84640-2-ilpo.jarvinen@linux.intel.com> X-Mailer: git-send-email 2.30.2 In-Reply-To: <20230915155752.84640-1-ilpo.jarvinen@linux.intel.com> References: <20230915155752.84640-1-ilpo.jarvinen@linux.intel.com> MIME-Version: 1.0 X-Spam-Status: No, score=-2.0 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED, RCVD_IN_MSPIKE_H3,RCVD_IN_MSPIKE_WL,SPF_HELO_NONE,SPF_NONE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (snail.vger.email [0.0.0.0]); Fri, 15 Sep 2023 08:59:07 -0700 (PDT) X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1777132079399093526 X-GMAIL-MSGID: 1777132079399093526 Add L1 PM Substates Control 2 Register fields (PCI_L1SS_CTL2_*). Signed-off-by: Ilpo Järvinen --- include/uapi/linux/pci_regs.h | 2 ++ 1 file changed, 2 insertions(+) diff --git a/include/uapi/linux/pci_regs.h b/include/uapi/linux/pci_regs.h index e5f558d96493..3a7ea9581568 100644 --- a/include/uapi/linux/pci_regs.h +++ b/include/uapi/linux/pci_regs.h @@ -1088,6 +1088,8 @@ #define PCI_L1SS_CTL1_LTR_L12_TH_VALUE 0x03ff0000 /* LTR_L1.2_THRESHOLD_Value */ #define PCI_L1SS_CTL1_LTR_L12_TH_SCALE 0xe0000000 /* LTR_L1.2_THRESHOLD_Scale */ #define PCI_L1SS_CTL2 0x0c /* Control 2 Register */ +#define PCI_L1SS_CTL2_T_PWR_ON_SCALE 0x00000003 /* T_POWER_ON Scale */ +#define PCI_L1SS_CTL2_T_PWR_ON_VALUE 0x000000f8 /* T_POWER_ON Value */ /* Designated Vendor-Specific (DVSEC, PCI_EXT_CAP_ID_DVSEC) */ #define PCI_DVSEC_HEADER1 0x4 /* Designated Vendor-Specific Header1 */