From patchwork Thu Sep 14 22:38:39 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: =?utf-8?q?Adri=C3=A1n_Larumbe?= X-Patchwork-Id: 139879 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:612c:172:b0:3f2:4152:657d with SMTP id h50csp669582vqi; Thu, 14 Sep 2023 15:46:20 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFLCNoJ952v5KwIYW1ytyRnYBHlC+bJtfAkX4A3HBUWvPxS767++EbYf2Pbf5jtbdUnTn/w X-Received: by 2002:a05:6a00:14ca:b0:682:537f:2cb8 with SMTP id w10-20020a056a0014ca00b00682537f2cb8mr8031241pfu.26.1694731579753; Thu, 14 Sep 2023 15:46:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1694731579; cv=none; d=google.com; s=arc-20160816; b=UVxhlLCXdr8Tx6paqqAxTFdhksbiRvv5xy1qqBgNAFeIAVj3l4XM7K28TBvlU3wEYf p+ptGoOIjn6ryPqDavO6HaD2j/fy3ZZSLFk3YhUEF7qJoS6H267+liI0Qf1ayRwQY45C 0Kfj1qk1uXtcS5wJug4tEArewTEYukGlD1JviIg9JodMe7XGBBUv7o1MhbDzJ6h5vjKG Aia36dnwURIdc3Ny3fEeHSyeUkbVjJORq4KDOHlPGwl71NOH2sFx4VMdxKx/cHi0oy2D UYfqF5j+gy+TpDR7YyVG4J66BzXdN6k/TkQQqCEghns1S2017KCbb5mOjD43TWGF/wzB jqkw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=/NRzPaREarL9/v67X75hAJw+kk67Wohm3sCzB7ePU2I=; fh=J6jIr4zQ7C+2dedjt84bZIf7pTpHxTiA88jNoeHaVQc=; b=zcBmLxp3wpStI2430kaQlTSa8VnAqU02TbEK8OPrY6hwQIikfCtO9ZIpKRTLG2/cb4 1v0Nrub+m17vYFinw0XjP1QL4+GJirXqM5uq37Eglxcb2wwdahyt6OBBQYh92kwvG440 aRup9F3oHUThoTgahGQhGL0Ft2EjYvxzEKuL8LCW947oUDbWJeyGAu3aBVP3J1qU0+bZ HUxeH4gHGSZqfgRs5t4/JRG58yPZP4onJJS3p9p9ybu5sna2sNvXJshJvPTDJGjhraXi BHV46Jha1LAXRv7sO1OXSWaIB0eJtwllpfuwhYIgRJakIGGfrdjaK38sUfv7wnfCem/Y diLg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=iw1t7dyy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:2 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Received: from agentk.vger.email (agentk.vger.email. [2620:137:e000::3:2]) by mx.google.com with ESMTPS id m5-20020a056a00080500b0068a3a2984ccsi2286223pfk.236.2023.09.14.15.46.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 14 Sep 2023 15:46:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:2 as permitted sender) client-ip=2620:137:e000::3:2; Authentication-Results: mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=iw1t7dyy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::3:2 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by agentk.vger.email (Postfix) with ESMTP id EC9AF82D16DD; Thu, 14 Sep 2023 15:39:47 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.10 at agentk.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S230087AbjINWjp (ORCPT + 33 others); Thu, 14 Sep 2023 18:39:45 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57306 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230072AbjINWjo (ORCPT ); Thu, 14 Sep 2023 18:39:44 -0400 Received: from madras.collabora.co.uk (madras.collabora.co.uk [46.235.227.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C6A4F270B; Thu, 14 Sep 2023 15:39:39 -0700 (PDT) Received: from localhost.localdomain (unknown [IPv6:2a02:8010:65b5:0:1ac0:4dff:feee:236a]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) (Authenticated sender: alarumbe) by madras.collabora.co.uk (Postfix) with ESMTPSA id 0AA916607351; Thu, 14 Sep 2023 23:39:37 +0100 (BST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=collabora.com; s=mail; t=1694731177; bh=40cxse3JQ9cf/lsBsQtEwOdtU5azU2vw7zoB5H2GdF8=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=iw1t7dyyPeWOPrtXYhtGE6o7KWOaSnTG4yzyAaWVgU8H7ZxXXJdXh/cNAt+VwtliO 3H2Hylj5MDMU6mnVOyO4aVVGnhLSvjuWlv3gc6VVQxSUsZYV1rzvepAEoFH3S5Hr0h lAkGPAGprLJfisWkN/YpMfC5akpbuAJ3h7UeaV+ccyflUWMuW6xmMu2nG4khQqHo83 3lt7zbyTo2UdsXenVJsBfdaAKDJCj8+OKA8ARYFEG1O5lSBkZUVVgr0pOsPpiylvDy c9A8moWa7nuNRb1oX8tCxSjZNq6An1tx4fpcP6ublSAEOBnVwibeGE0IC1G+OYie8v Oe4CS/XDE7M3A== From: =?utf-8?q?Adri=C3=A1n_Larumbe?= To: maarten.lankhorst@linux.intel.com, mripard@kernel.org, tzimmermann@suse.de, airlied@gmail.com, daniel@ffwll.ch, robdclark@gmail.com, quic_abhinavk@quicinc.com, dmitry.baryshkov@linaro.org, sean@poorly.run, marijn.suijten@somainline.org, robh@kernel.org, steven.price@arm.com Cc: adrian.larumbe@collabora.com, dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, freedreno@lists.freedesktop.org, healych@amazon.com, kernel@collabora.com, Boris Brezillon Subject: [PATCH v5 1/6] drm/panfrost: Add cycle count GPU register definitions Date: Thu, 14 Sep 2023 23:38:39 +0100 Message-ID: <20230914223928.2374933-2-adrian.larumbe@collabora.com> X-Mailer: git-send-email 2.42.0 In-Reply-To: <20230914223928.2374933-1-adrian.larumbe@collabora.com> References: <20230914223928.2374933-1-adrian.larumbe@collabora.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (agentk.vger.email [0.0.0.0]); Thu, 14 Sep 2023 15:39:48 -0700 (PDT) X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIM_SIGNED,DKIM_VALID, DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS,MAILING_LIST_MULTI, SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on agentk.vger.email X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1777054861102082512 X-GMAIL-MSGID: 1777054861102082512 These GPU registers will be used when programming the cycle counter, which we need for providing accurate fdinfo drm-cycles values to user space. Signed-off-by: Adrián Larumbe Reviewed-by: Boris Brezillon Reviewed-by: Steven Price --- drivers/gpu/drm/panfrost/panfrost_regs.h | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/drivers/gpu/drm/panfrost/panfrost_regs.h b/drivers/gpu/drm/panfrost/panfrost_regs.h index 919f44ac853d..55ec807550b3 100644 --- a/drivers/gpu/drm/panfrost/panfrost_regs.h +++ b/drivers/gpu/drm/panfrost/panfrost_regs.h @@ -46,6 +46,8 @@ #define GPU_CMD_SOFT_RESET 0x01 #define GPU_CMD_PERFCNT_CLEAR 0x03 #define GPU_CMD_PERFCNT_SAMPLE 0x04 +#define GPU_CMD_CYCLE_COUNT_START 0x05 +#define GPU_CMD_CYCLE_COUNT_STOP 0x06 #define GPU_CMD_CLEAN_CACHES 0x07 #define GPU_CMD_CLEAN_INV_CACHES 0x08 #define GPU_STATUS 0x34 @@ -73,6 +75,9 @@ #define GPU_PRFCNT_TILER_EN 0x74 #define GPU_PRFCNT_MMU_L2_EN 0x7c +#define GPU_CYCLE_COUNT_LO 0x90 +#define GPU_CYCLE_COUNT_HI 0x94 + #define GPU_THREAD_MAX_THREADS 0x0A0 /* (RO) Maximum number of threads per core */ #define GPU_THREAD_MAX_WORKGROUP_SIZE 0x0A4 /* (RO) Maximum workgroup size */ #define GPU_THREAD_MAX_BARRIER_SIZE 0x0A8 /* (RO) Maximum threads waiting at a barrier */