From patchwork Tue Sep 12 13:08:32 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Usyskin, Alexander" X-Patchwork-Id: 138277 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9ecd:0:b0:3f2:4152:657d with SMTP id t13csp500411vqx; Tue, 12 Sep 2023 08:48:34 -0700 (PDT) X-Google-Smtp-Source: AGHT+IFBmDE9uDh/6IGAZD9Zh1H3ND6N/QEmmkb5zOrKDD71aFJ4YxmOWQOhR/743n5s+K/y59Oa X-Received: by 2002:a17:90b:250:b0:268:5620:cfc7 with SMTP id fz16-20020a17090b025000b002685620cfc7mr11581163pjb.30.1694533714137; Tue, 12 Sep 2023 08:48:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1694533714; cv=none; d=google.com; s=arc-20160816; b=PQDuFdoG4Jz9n8J0vlPNYh7dP0zpkK8SM9OVfkNm4S+vCaPxeMwDWUS3wkzmU44RxU 0mLoD2jWo/g7WZmXWh1km4facWiaBAkBUHZ4+OmFuqCqQax7ILzBM4UbvVUlKpcYXEvf Xvr8+0AxFdcEAY4fI+Q9gAC0I0q0D8FGujet95yoJwd219CvCe9xmiOr0y2NGupn748v A7cuWQtybFlfeDB/uF8w88Yd9KmsfSxfdDAOffMjbf8A6CrJAelqYuDAxdQDPrRMKInp L+ftZE1/Y1Hc3rUvu9m5IMlOnSESXaVJGofWHw0gdwWNqsS6//vuLm+HYSnEwUGnnxNq wTfg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=+Y/CJhG33WrRXlQuYb8DHrKifsbzAmLQI/bWVe3ToOk=; fh=7xjKU1xkhmTazBlAQtMk+Chl7JSt/CUyagAgyiLWmTI=; b=vIO17g0Me8cFO6NaN0PY529ngs5shtBolw65Yn4aGXgfDCDKQYcqA7kiyY4IxM/NUk aCCMszm0RQ/nW5mWsH6ObdoN9VnalD8o2hX/mQS7maa5ioi4HJPlnkBe36yCbP6CWf5X 7vSexU9yX5lKSWJVbJqG0aZ+7YbxsGrK2S0CdBcCeiJxkKGjo/XnFl4LMu6FGPZTCWg1 dDa1epkSo8xaplz0EW8UK1v7+ldRgIzpjkJb5xhPEFxUgrHz0XBtuSilbxsS1ienCF0b vVLIfnHEYi+4skijT/++qoT0rc9gJeBWFNvsrPHxDU7paJqq6mVG02QC6nRF1220nlir hEYA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=J263f2A+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from groat.vger.email (groat.vger.email. [23.128.96.35]) by mx.google.com with ESMTPS id ft22-20020a17090b0f9600b0025bcbba10c6si8028859pjb.85.2023.09.12.08.48.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 12 Sep 2023 08:48:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) client-ip=23.128.96.35; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=J263f2A+; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.35 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (depot.vger.email [IPv6:2620:137:e000::3:0]) by groat.vger.email (Postfix) with ESMTP id EE3178242F5D; Tue, 12 Sep 2023 06:13:42 -0700 (PDT) X-Virus-Status: Clean X-Virus-Scanned: clamav-milter 0.103.8 at groat.vger.email Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235422AbjILNNX (ORCPT + 37 others); Tue, 12 Sep 2023 09:13:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37534 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235295AbjILNNU (ORCPT ); Tue, 12 Sep 2023 09:13:20 -0400 Received: from mgamail.intel.com (mgamail.intel.com [192.55.52.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9F02B10CA for ; Tue, 12 Sep 2023 06:13:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1694524396; x=1726060396; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=nJXlvOEO+czS205YyxCyTKdJGR4h9EWvKCOOlBcmerk=; b=J263f2A+SPUE4dY8t5lEVpj88lErK8RzfC9dLb2kuxYtsY304NJOytoM 0tVohKPxeWaL3jCdgxCfjtqOemaL9gGAzzsYREyb/IjVCvJtyg73YHMBU k/m+AwInKXbZs4GMl9zYkbzQtjxcA0nMHd9tsmAgj4dqzu+uU8AQrXWM7 HzjK1opEfizpbNCNDqcutQ94GulIUk16w4Cm6MvNEXsxCrxmHjYe1G4xL l6Z+jwv4hNyTIxGTHe3yjrCyv4g2DZirNnIQCECFluI0NggETZOD2pv43 6YW45XC0frs6NRPMRnT8ioQ/KK6GoEnqG1HB8H8Yxuk/u4ixnZc9e5Ro0 A==; X-IronPort-AV: E=McAfee;i="6600,9927,10831"; a="464740085" X-IronPort-AV: E=Sophos;i="6.02,139,1688454000"; d="scan'208";a="464740085" Received: from orsmga007.jf.intel.com ([10.7.209.58]) by fmsmga105.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Sep 2023 06:13:16 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10831"; a="737116342" X-IronPort-AV: E=Sophos;i="6.02,139,1688454000"; d="scan'208";a="737116342" Received: from sannilnx-dsk.jer.intel.com ([10.12.231.107]) by orsmga007-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 12 Sep 2023 06:13:13 -0700 From: Alexander Usyskin To: Greg Kroah-Hartman , Lucas De Marchi , Daniele Ceraolo Spurio , Rodrigo Vivi Cc: Tomas Winkler , Alexander Usyskin , Vitaly Lubart , intel-xe@lists.freedesktop.org, linux-kernel@vger.kernel.org Subject: [PATCH 1/4] drm/xe/gsc: add HECI2 register offsets Date: Tue, 12 Sep 2023 16:08:32 +0300 Message-Id: <20230912130835.2488728-2-alexander.usyskin@intel.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230912130835.2488728-1-alexander.usyskin@intel.com> References: <20230912130835.2488728-1-alexander.usyskin@intel.com> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Greylist: Sender passed SPF test, not delayed by milter-greylist-4.6.4 (groat.vger.email [0.0.0.0]); Tue, 12 Sep 2023 06:13:43 -0700 (PDT) X-Spam-Status: No, score=-0.9 required=5.0 tests=DKIMWL_WL_HIGH,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,HEADER_FROM_DIFFERENT_DOMAINS, MAILING_LIST_MULTI,SPF_HELO_NONE,SPF_PASS autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on groat.vger.email X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1776847383974540440 X-GMAIL-MSGID: 1776847383974540440 From: Vitaly Lubart Add HECI2 register offsets for DG1 and DG2 to regs/xe_regs.h Signed-off-by: Vitaly Lubart Signed-off-by: Alexander Usyskin --- drivers/gpu/drm/xe/regs/xe_regs.h | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/drivers/gpu/drm/xe/regs/xe_regs.h b/drivers/gpu/drm/xe/regs/xe_regs.h index 77aa3dab321a..5d9380f307cc 100644 --- a/drivers/gpu/drm/xe/regs/xe_regs.h +++ b/drivers/gpu/drm/xe/regs/xe_regs.h @@ -33,6 +33,10 @@ #define XEHPC_BCS6_RING_BASE 0x3ea000 #define XEHPC_BCS7_RING_BASE 0x3ec000 #define XEHPC_BCS8_RING_BASE 0x3ee000 + +#define DG1_GSC_HECI2_BASE 0x00259000 +#define DG2_GSC_HECI2_BASE 0x00374000 + #define GSCCS_RING_BASE 0x11a000 #define GT_WAIT_SEMAPHORE_INTERRUPT REG_BIT(11) #define GT_CONTEXT_SWITCH_INTERRUPT REG_BIT(8)