From patchwork Fri Aug 11 20:22:48 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Apurva Nandan X-Patchwork-Id: 134734 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b824:0:b0:3f2:4152:657d with SMTP id z4csp1385473vqi; Fri, 11 Aug 2023 15:13:22 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGa46gquXVQz+qamPjJyAO/boG0v1vr+k49xRbJ+ItYCAOht2LBLLu9YtpammiSRQYFwsCS X-Received: by 2002:a05:6000:141:b0:317:f4c2:a99c with SMTP id r1-20020a056000014100b00317f4c2a99cmr2201713wrx.32.1691792002025; Fri, 11 Aug 2023 15:13:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1691792002; cv=none; d=google.com; s=arc-20160816; b=vdeccslCKEGKuZtjDyhQ3vKU0YfgxJDVkoTjmceUzA1Jd6Ihp1nCtuHEL/v41wxnk2 ybckEuho3gaqNGQV7C8Bo1S9OhWyLn7cCdjSAJyZWyHNYGGhqJ9o4NjVieU3TYffiO5T Kw1qcsxKVnkiktUbvNOLmZT76d/j2nM4fPJ+kjqQ5zmM5U0bzNl5eWvgmXA/DhqLAtdw rLvw38GtWIWPQCWdVzKtw5Gb2BS5tv3ec5APJMwUdpDfFjBCv4zB9LvX6SDHZRK6Xdt3 LBSZY58nqHSsu3Hpi+zOI/G3R4aCBMJL00NY6d60/NhetvwHIiw4TyEfMJ3c3PawfKjd WvlQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=r5QKX0FeJseY9iHmSApXpPgj+FMmvWjpdzRMEWpSOww=; fh=QpIR97VuIuAnwAHDm7g1FQzTousV1BVvrw6/u5lFi4c=; b=sldk1THVPqtpVIgTlDSLucZf6Vt7mqwXAkHcOI07zR2J+OCLApirrILoNdTEs8S/XC dGpyFRvsDbI5hdPOIqtyg4KFXnRCwcTZHYq6XVrv6K7jdLaTsV+w/MMhPRf2AHHaQZOa HtDKu5d/CPVALs4LxEcGDleQVOLoQT1pCy+SwwsJjTPc6JPPPm568Tbf4AwOGG5ZU0Nj WUtb4madttzZX9icX05hrlJPOax1VKne29087G78wVU48d71OjSQxLlY5QNTVtwqPa6Q yx4w2XDue2t+3vZHvssCCy8p/nWApZFYwr7K9n1/BP7cMTaRKrMhwYuVAa1qiYS0CCXM Bt5Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=S+b+bPZz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id g23-20020a50ee17000000b0051e26de2e9dsi3860027eds.93.2023.08.11.15.12.58; Fri, 11 Aug 2023 15:13:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=S+b+bPZz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235319AbjHKUXV (ORCPT + 99 others); Fri, 11 Aug 2023 16:23:21 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51370 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234300AbjHKUXQ (ORCPT ); Fri, 11 Aug 2023 16:23:16 -0400 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8851AE4D; Fri, 11 Aug 2023 13:23:15 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 37BKN0PV085068; Fri, 11 Aug 2023 15:23:00 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1691785380; bh=r5QKX0FeJseY9iHmSApXpPgj+FMmvWjpdzRMEWpSOww=; h=From:To:Subject:Date:In-Reply-To:References; b=S+b+bPZzpDHcKGWI8+OTgX1wANfrfwM3qkdtsJKduwG9cu4eUx/wd+m2FsMUAp9hG oPzPIVQyUbOTS1eMTWS+mCQO99L1jmessUxf+KHBhqy2wPO2YNCtcgiHc/ISGwNSV0 wNPP0CXQMMwpvhtm3ErOgZItYGkrEGvwj27237bE= Received: from DFLE102.ent.ti.com (dfle102.ent.ti.com [10.64.6.23]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 37BKN0KE004396 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 11 Aug 2023 15:23:00 -0500 Received: from DFLE115.ent.ti.com (10.64.6.36) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Fri, 11 Aug 2023 15:23:00 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE115.ent.ti.com (10.64.6.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Fri, 11 Aug 2023 15:23:00 -0500 Received: from TI.dhcp.ti.com (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 37BKMr54055948; Fri, 11 Aug 2023 15:22:57 -0500 From: Apurva Nandan To: Apurva Nandan , Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley , , , , Hari Nagalla , Udit Kumar Subject: [PATCH v3 1/5] arm64: dts: ti: k3-j721s2-mcu: Add MCU R5F cluster nodes Date: Sat, 12 Aug 2023 01:52:48 +0530 Message-ID: <20230811202252.3586926-2-a-nandan@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230811202252.3586926-1-a-nandan@ti.com> References: <20230811202252.3586926-1-a-nandan@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1773972490168142640 X-GMAIL-MSGID: 1773972490168142640 From: Hari Nagalla The J721S2 SoCs have a dual-core Arm Cortex-R5F processor (R5FSS) subsystems/cluster in MCU voltage domain. It can be configured at boot time to be either run in a LockStep mode or in an Asymmetric Multi Processing (AMP) fashion in Split-mode. These subsystems have 64 KB each Tightly-Coupled Memory (TCM) internal memories for each core split between two banks - ATCM and BTCM (further interleaved into two banks). The TCMs of both Cores are combined in LockStep-mode to provide a larger 128 KB of memory, but otherwise are functionally similar to those on J721E SoCs. Add the DT nodes for the MCU domain R5F cluster/subsystem, the two R5F cores are added as child nodes to each of the R5F cluster nodes. The clusters are configured to run in LockStep mode by default, with the ATCMs enabled to allow the R5 cores to execute code from DDR with boot-strapping code from ATCM. The inter-processor communication between the main A72 cores and these processors is achieved through shared memory and Mailboxes. The following firmware names are used by default for these cores, and can be overridden in a board dts file if desired: MCU R5FSS0 Core0: j721s2-mcu-r5f0_0-fw (both in LockStep and Split mode) MCU R5FSS0 Core1: j721s2-mcu-r5f0_1-fw (needed only in Split mode) Signed-off-by: Hari Nagalla Signed-off-by: Apurva Nandan --- .../boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi | 40 +++++++++++++++++++ 1 file changed, 40 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi index 736ec5fa0ea2..d4624d8461b2 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721s2-mcu-wakeup.dtsi @@ -652,4 +652,44 @@ wkup_vtm0: temperature-sensor@42040000 { power-domains = <&k3_pds 154 TI_SCI_PD_SHARED>; #thermal-sensor-cells = <1>; }; + + mcu_r5fss0: r5fss@41000000 { + compatible = "ti,j721s2-r5fss"; + ti,cluster-mode = <1>; + #address-cells = <1>; + #size-cells = <1>; + ranges = <0x41000000 0x00 0x41000000 0x20000>, + <0x41400000 0x00 0x41400000 0x20000>; + power-domains = <&k3_pds 283 TI_SCI_PD_EXCLUSIVE>; + + mcu_r5fss0_core0: r5f@41000000 { + compatible = "ti,j721s2-r5f"; + reg = <0x41000000 0x00010000>, + <0x41010000 0x00010000>; + reg-names = "atcm", "btcm"; + ti,sci = <&sms>; + ti,sci-dev-id = <284>; + ti,sci-proc-ids = <0x01 0xff>; + resets = <&k3_reset 284 1>; + firmware-name = "j721s2-mcu-r5f0_0-fw"; + ti,atcm-enable = <1>; + ti,btcm-enable = <1>; + ti,loczrama = <1>; + }; + + mcu_r5fss0_core1: r5f@41400000 { + compatible = "ti,j721s2-r5f"; + reg = <0x41400000 0x00010000>, + <0x41410000 0x00010000>; + reg-names = "atcm", "btcm"; + ti,sci = <&sms>; + ti,sci-dev-id = <285>; + ti,sci-proc-ids = <0x02 0xff>; + resets = <&k3_reset 285 1>; + firmware-name = "j721s2-mcu-r5f0_1-fw"; + ti,atcm-enable = <1>; + ti,btcm-enable = <1>; + ti,loczrama = <1>; + }; + }; };