From patchwork Thu Aug 10 00:58:50 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Hari Nagalla X-Patchwork-Id: 133652 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:b824:0:b0:3f2:4152:657d with SMTP id z4csp125314vqi; Wed, 9 Aug 2023 18:58:56 -0700 (PDT) X-Google-Smtp-Source: AGHT+IG4IpASrin/nTcuAFUOVXtvrLIcmffVII5VBph/Z6qPe4SmOB3SO0tpZlaeXRNmfiszMHB7 X-Received: by 2002:a17:902:c106:b0:1bc:6a89:86ba with SMTP id 6-20020a170902c10600b001bc6a8986bamr727497pli.16.1691632735822; Wed, 09 Aug 2023 18:58:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1691632735; cv=none; d=google.com; s=arc-20160816; b=BUTJW+9NJ5kokxHBHnwLkuyUZhmAG4dG8gdCgnBEMmFHk0yUfHhX6Ik+08C2B4ifrY V/jj61xNKDmTxSIFuhiP8wAaIEGw8mnr3GLI/4uWd3LM/zRAx9ca+5w4Nt9v7lMmbu6o q8oqcNpo5jK4YOnps8VUkyAILGHA7XQKeTdMTOOdBmsdsFy+B8d/DCZ4+soHK9V6EY6g o8YKaznWqmgjP4QzlnjrC6zxUuExZYwCJC6gzcJb0xBHKbAEe6n4P6R8GZT2swVQWNws 8n5E+vc5WSiUsokg43KwO1san6Buwz+vpxGP+yGUYp0Rgrg4ButGffZz7UFyTC9djnKF HkTg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:mime-version:references:in-reply-to:message-id :date:subject:cc:to:from:dkim-signature; bh=MTSBOstkkKbSnwCaziQ3wD9N/2LCygYnkuW/w0Bt2oc=; fh=wS5k+JeFfgu5NpFQlFZZaf58TkOiEiu0DO1LsfaWBqU=; b=mzVkN8km8kxE/XYNU/wBvIR/kLQDHQCLtkgj5s0GGEarnssVbqMnIQ8CY6BK7YerRZ 37QDkGxkIPjU2SXN2z2cyUWN2UHTdturqT0h49/S8P2aokExmCdGLxNSEK/mxSTMX2qs BdlNic42dtowGvVoElN3uRGkcfwdwhbULuP6aLp50eL1NGUlBcSZu3UxGcBr+ZeoXNg5 0W2Akesj1Qt/tOnZEwePfE+odXTeUik9tRTBeqCrCrfCBzedkQvA8cz/D2B4zctHWYaW A/WiCySzuyCttUSXYj9EkZ00CkhTNk4AfArZmIkIsarKP/Ad1PXkjt33IbOvLaFOOCz8 G79w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=SmnHw+Oc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id w16-20020a170902e89000b001bbb39ffe06si428354plg.69.2023.08.09.18.58.42; Wed, 09 Aug 2023 18:58:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=SmnHw+Oc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231378AbjHJA7K (ORCPT + 99 others); Wed, 9 Aug 2023 20:59:10 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57596 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231287AbjHJA7D (ORCPT ); Wed, 9 Aug 2023 20:59:03 -0400 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0FA8C1982; Wed, 9 Aug 2023 17:59:03 -0700 (PDT) Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 37A0wv2m022417; Wed, 9 Aug 2023 19:58:57 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1691629137; bh=MTSBOstkkKbSnwCaziQ3wD9N/2LCygYnkuW/w0Bt2oc=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=SmnHw+OcAHJe5HDqd6OcOXPcazknCZJEpzfyV11JNULEb3ynOEnOUuZ7Qqj9fP+O+ NrK4MZo/h3W+Cr7kmVtuvCoWzbC3griIsupOuYj4J8GmACQO0bG/Q0BLRZa+1SUkmx relb4VCwwd+ztlGbHnpal8e3ZJC2CCdHzBjDhaqI= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 37A0wvBo089521 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 9 Aug 2023 19:58:57 -0500 Received: from DLEE107.ent.ti.com (157.170.170.37) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 9 Aug 2023 19:58:56 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 9 Aug 2023 19:58:57 -0500 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 37A0wuYG056877; Wed, 9 Aug 2023 19:58:56 -0500 From: Hari Nagalla To: , , , , , CC: , , Subject: [PATCH v2 5/5] arm64: dts: ti: k3-am62a7-sk: Enable ipc with remote proc nodes Date: Wed, 9 Aug 2023 19:58:50 -0500 Message-ID: <20230810005850.21998-6-hnagalla@ti.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20230810005850.21998-1-hnagalla@ti.com> References: <20230810005850.21998-1-hnagalla@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_PASS,SPF_PASS autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1773805487738027608 X-GMAIL-MSGID: 1773805487738027608 From: Devarsh Thakkar Reserve memory for remote rpoc IPC and bind the mailbox assignments for each remote proc. Two memory regions are reserved for each remote processor. The first region of 1Mb of memory is used for Vring shared buffers and the second region is used as external memory to the remote processor, resource table and as tracebuffer. Signed-off-by: Devarsh Thakkar Signed-off-by: Hari Nagalla --- Changes since v1: - no change arch/arm64/boot/dts/ti/k3-am62a7-sk.dts | 68 +++++++++++++++++++++++++ 1 file changed, 68 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts index cff283c75f8e..b589c73972df 100644 --- a/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-am62a7-sk.dts @@ -51,11 +51,40 @@ secure_ddr: optee@9e800000 { no-map; }; + wkup_r5fss0_core0_dma_memory_region: r5f-dma-memory@9c800000 { + compatible = "shared-dma-pool"; + reg = <0x00 0x9c800000 0x00 0x100000>; + no-map; + }; + wkup_r5fss0_core0_memory_region: r5f-dma-memory@9c900000 { compatible = "shared-dma-pool"; reg = <0x00 0x9c900000 0x00 0x01e00000>; no-map; }; + mcu_r5fss0_core0_dma_memory_region: r5f-dma-memory@9b800000 { + compatible = "shared-dma-pool"; + reg = <0x00 0x9b800000 0x00 0x100000>; + no-map; + }; + + mcu_r5fss0_core0_memory_region: r5f-dma-memory@9b900000 { + compatible = "shared-dma-pool"; + reg = <0x00 0x9b900000 0x00 0x0f00000>; + no-map; + }; + + c7x_0_dma_memory_region: c7x-dma-memory@99800000 { + compatible = "shared-dma-pool"; + reg = <0x00 0x99800000 0x00 0x100000>; + no-map; + }; + + c7x_0_memory_region: c7x-memory@99900000 { + compatible = "shared-dma-pool"; + reg = <0x00 0x99900000 0x00 0x01efffff>; + no-map; + }; }; vmain_pd: regulator-0 { @@ -361,3 +390,42 @@ cpsw3g_phy0: ethernet-phy@0 { ti,min-output-impedance; }; }; + +&mailbox0_cluster0 { + mbox_r5_0: mbox-r5-0 { + ti,mbox-rx = <0 0 0>; + ti,mbox-tx = <1 0 0>; + }; +}; + +&mailbox0_cluster1 { + mbox_c7x_0: mbox-c7x-0 { + ti,mbox-rx = <0 0 0>; + ti,mbox-tx = <1 0 0>; + }; +}; + +&mailbox0_cluster2 { + mbox_mcu_r5_0: mbox-mcu-r5-0 { + ti,mbox-rx = <0 0 0>; + ti,mbox-tx = <1 0 0>; + }; +}; + +&c7x_0 { + mboxes = <&mailbox0_cluster1>, <&mbox_c7x_0>; + memory-region = <&c7x_0_dma_memory_region>, + <&c7x_0_memory_region>; +}; + +&wkup_r5fss0_core0 { + mboxes = <&mailbox0_cluster0>, <&mbox_r5_0>; + memory-region = <&wkup_r5fss0_core0_dma_memory_region>, + <&wkup_r5fss0_core0_memory_region>; +}; + +&mcu_r5fss0_core0 { + mboxes = <&mailbox0_cluster2>, <&mbox_mcu_r5_0>; + memory-region = <&mcu_r5fss0_core0_dma_memory_region>, + <&mcu_r5fss0_core0_memory_region>; +};