From patchwork Wed Aug 9 19:46:19 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jai Luthra X-Patchwork-Id: 133516 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a05:6358:9d8d:b0:139:fa0d:b2d with SMTP id d13csp143589rwo; Wed, 9 Aug 2023 14:05:28 -0700 (PDT) X-Google-Smtp-Source: AGHT+IEBzi8BREiPPWiIkgxlfaaCQjAYAZqTvjGkaL3dfg96DnGSlhOVQewZkNyqQk2EnHe6v59n X-Received: by 2002:a05:6a21:9993:b0:13e:b58a:e3e8 with SMTP id ve19-20020a056a21999300b0013eb58ae3e8mr510107pzb.50.1691615128449; Wed, 09 Aug 2023 14:05:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1691615128; cv=none; d=google.com; s=arc-20160816; b=P0OMdMbJ1zIwBlHFc2IBquegIL4o5tfQwieM/nNODc1YEUslrveC8NNRUZJUMrqKq1 A0QBK6+/4qz+Oi8Pn9Fzp3nNGAbQwTzDaYdesFpP7qDFNhUM52baCp1FOtkH2eynMckD siDDmy5EAPKxCHcrlo/7Hx9BsvorVBMLMAVgyXlKneZ6N54U9Wpz7WzRX8Nhg7imoHln JWl10SxQxFi0lmTX3EM3pYcQwPOMkVQn0sZ/L97XlhsJCsi6lJYhLXYA68Tf21NWLgqn yW0dh359tCYipikmSnI4Z0BPR/3ktkIOt16pZQk3COHLrAGIeu+vu6miCmXxn0w4CCCy 0vbQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from :dkim-signature; bh=lYYkJgSjotdn9z630Q0bdw52E8CRoYe6AJCa/q+uOtg=; fh=azp+WGX+92SugFe9HzGt4ECXpRy91zQVaDA8YXQu8MY=; b=a0FVo9r2C8RDCuSveKku1a6K2LbA0Es+3YugNmHeaqJl93kHI0mZAux4T8zEyvh+JW ixqgRUDN4e0106q0Mk7lF948vh6MDYE05adReYOT/I6p/0uyokE3tHMhn8f3SAUfqiTG aBhFrRhsUcxd+/X+rsUHYjdPBsNRo4Au6cVXgGsY/URtbJPek5HtYfP4RcP9au8iUiEO wRiTPtIh2lcmfSbSBfIW862TDiSeglXm7H7JcH0iiNKa93j/hD/Tc8UrciIwlzhXICCd RfQlt/aT8v6GWIMPvQiPIR4SOztpNdziXuiefe/6wHt213EUCntUKXXu2ryyfJSvmCh/ mWuw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=kFe8H2xU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id eb2-20020a056a004c8200b006870f6fd899si48191pfb.166.2023.08.09.14.05.08; Wed, 09 Aug 2023 14:05:28 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=kFe8H2xU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231960AbjHITrH (ORCPT + 99 others); Wed, 9 Aug 2023 15:47:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56306 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229488AbjHITrG (ORCPT ); Wed, 9 Aug 2023 15:47:06 -0400 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D13AF10DC; Wed, 9 Aug 2023 12:47:05 -0700 (PDT) Received: from lelv0266.itg.ti.com ([10.180.67.225]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 379Jkvc9082645; Wed, 9 Aug 2023 14:46:57 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1691610417; bh=lYYkJgSjotdn9z630Q0bdw52E8CRoYe6AJCa/q+uOtg=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=kFe8H2xU/CfP87buBNNpE3+4M4y7LYnDUWDU50TE3MvwJ2Aa3z0u9blC5f9S3TLZB BxcHbKn8VWtkN5WvDDElqeDr1ubcsPlnl8wYDTImGdzbjQ8yogjyZz60BHS96Oipxg jvgI3vTyabatY3DT1RksSrrBFBylgsSlT5WqUSWo= Received: from DFLE102.ent.ti.com (dfle102.ent.ti.com [10.64.6.23]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 379JkvmN024692 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 9 Aug 2023 14:46:57 -0500 Received: from DFLE104.ent.ti.com (10.64.6.25) by DFLE102.ent.ti.com (10.64.6.23) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 9 Aug 2023 14:46:57 -0500 Received: from lelv0326.itg.ti.com (10.180.67.84) by DFLE104.ent.ti.com (10.64.6.25) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 9 Aug 2023 14:46:56 -0500 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by lelv0326.itg.ti.com (8.15.2/8.15.2) with ESMTP id 379JkuWW022680; Wed, 9 Aug 2023 14:46:56 -0500 From: Jai Luthra Date: Thu, 10 Aug 2023 01:16:19 +0530 Subject: [PATCH v6 1/7] arm64: dts: ti: k3-j7200-som-p0: Add TP6594 family PMICs MIME-Version: 1.0 Message-ID: <20230810-tps6594-v6-1-2b2e2399e2ef@ti.com> References: <20230810-tps6594-v6-0-2b2e2399e2ef@ti.com> In-Reply-To: <20230810-tps6594-v6-0-2b2e2399e2ef@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Apurva Nandan CC: , , , Esteban Blanc , , , , , , Vaishnav Achath , Hari Nagalla X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=5070; i=j-luthra@ti.com; h=from:subject:message-id; bh=x9uvfuO+UnW37axEg5ZLexDGBu/GJiHMCE5eHVtsQg8=; b=owEBbQKS/ZANAwAIAUPekfkkmnFFAcsmYgBk0+0tdVUGbjwsXBezXNhpVIJyqTtI5r6DrqO1c IEyEznoOquJAjMEAAEIAB0WIQRN4NgY5dV16NRar8VD3pH5JJpxRQUCZNPtLQAKCRBD3pH5JJpx RaioEAChIIHejBkgMxWkKccAuoWGM24wQMfDwj+9QOMpr0EcWvCxZi7qtrmDchYkGfgk8zFXwMq 8HEvBN+KDWzTfv7Y9ltzKjT4qmrc2iakEN7yDUCH9GWbqZMWPfFaqDS4/374+cy0IdMXJoByhEf C1BvxgfwefL5AYMOcZ9ly23isLxa95YuhY5HGP8npqCwz328QsEo0h6oJTGE7bfCM5nLnbGyQKC UGwW8BX27uB7G5ijhky7dvYcPwLPBRXJrceZDIGka6w3bU3hv4mRyDWxO9OGsWGp4bf1Bd3U+/E IeglY43xgd4TxHi1ncXVoQvODnGXzj10f/3CfYo0ITsM6MZI51diOZpUNfyeVsbxTuyW6tRYYYG aqTXJsDn+7BCUjNxr98eGl28eX0C19kkP4BlZGU/gB5/+5Tab3gOOjI7Yaq2Xwotgc/Ud6FB7Rf EVqb5gm2DEuOb4u+fEbpbEIBb05cxeWCdJjiFaaW4XFPu0m63pjuCIxKaeqzvU45IibXzR8uPZG etmj5DZ4AhiiBA9/uAT59A+vAEx6XEHI/+bE0pVP/VWdmAF12so8RyhI8rDeJr26GAVeRb/i7Nk 5RBy6bWolBxkzhjBz/1ixVGNWbRXocI0DSbOJtg3nR/+5AhwIL7KXThQDVbIMKTFogV4HfnSWe9 Pf+hUzHg/+6USRA== X-Developer-Key: i=j-luthra@ti.com; a=openpgp; fpr=4DE0D818E5D575E8D45AAFC543DE91F9249A7145 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1773787024877984672 X-GMAIL-MSGID: 1773787024877984672 From: Esteban Blanc This patch adds support for TPS6594 PMIC family on wakup I2C0 bus. Theses devices provides regulators (bucks and LDOs), but also GPIOs, a RTC, a watchdog, an ESM (Error Signal Monitor) which monitors the SoC error output signal, and a PFSM (Pre-configurable Finite State Machine) which manages the operational modes of the PMIC. Signed-off-by: Esteban Blanc Signed-off-by: Jai Luthra --- arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi | 157 ++++++++++++++++++++++++++++ 1 file changed, 157 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi b/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi index b37f4f88ece4..51ed611585dd 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j7200-som-p0.dtsi @@ -127,6 +127,14 @@ J721E_WKUP_IOPAD(0x9c, PIN_INPUT_PULLUP, 0) /* (H21) WKUP_I2C0_SDA */ }; }; +&wkup_pmx3 { + pmic_irq_pins_default: pmic-irq-default-pins { + pinctrl-single,pins = < + J721E_WKUP_IOPAD(0x01c, PIN_INPUT, 7) /* (E18) WKUP_GPIO0_84 */ + >; + }; +}; + &main_pmx0 { main_i2c0_pins_default: main-i2c0-default-pins { pinctrl-single,pins = < @@ -264,6 +272,155 @@ eeprom@50 { compatible = "atmel,24c256"; reg = <0x50>; }; + + tps659414: pmic@48 { + compatible = "ti,tps6594-q1"; + reg = <0x48>; + ti,primary-pmic; + system-power-controller; + + pinctrl-names = "default"; + pinctrl-0 = <&pmic_irq_pins_default>; + interrupt-parent = <&wkup_gpio0>; + interrupts = <84 IRQ_TYPE_EDGE_FALLING>; + + gpio-controller; + #gpio-cells = <2>; + + buck1-supply = <&vsys_3v3>; + buck2-supply = <&vsys_3v3>; + buck3-supply = <&vsys_3v3>; + buck4-supply = <&vsys_3v3>; + buck5-supply = <&vsys_3v3>; + ldo1-supply = <&vsys_3v3>; + ldo2-supply = <&vsys_3v3>; + ldo3-supply = <&vsys_3v3>; + ldo4-supply = <&vsys_3v3>; + + regulators { + bucka1: buck1 { + regulator-name = "vda_mcu_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + bucka2: buck2 { + regulator-name = "vdd_mcuio_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + bucka3: buck3 { + regulator-name = "vdd_mcu_0v85"; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-boot-on; + regulator-always-on; + }; + + bucka4: buck4 { + regulator-name = "vdd_ddr_1v1"; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + regulator-boot-on; + regulator-always-on; + }; + + bucka5: buck5 { + regulator-name = "vdd_phyio_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldoa1: ldo1 { + regulator-name = "vdd1_lpddr4_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldoa2: ldo2 { + regulator-name = "vda_dll_0v8"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldoa3: ldo3 { + regulator-name = "vdd_wk_0v8"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldoa4: ldo4 { + regulator-name = "vda_pll_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; + + lp876441: pmic@4c { + compatible = "ti,lp8764-q1"; + reg = <0x4c>; + system-power-controller; + interrupt-parent = <&wkup_gpio0>; + interrupts = <84 IRQ_TYPE_EDGE_FALLING>; + + gpio-controller; + #gpio-cells = <2>; + + buck1-supply = <&vsys_3v3>; + buck2-supply = <&vsys_3v3>; + buck3-supply = <&vsys_3v3>; + buck4-supply = <&vsys_3v3>; + + regulators: regulators { + buckb1: buck1 { + regulator-name = "vdd_cpu_avs"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <900000>; + regulator-always-on; + regulator-boot-on; + }; + + buckb2: buck2 { + regulator-name = "vdd_ram_0v85"; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-boot-on; + regulator-always-on; + }; + + buckb3: buck3 { + regulator-name = "vdd_core_0v85"; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-boot-on; + regulator-always-on; + }; + + buckb4: buck4 { + regulator-name = "vdd_io_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; }; &ospi0 {