From patchwork Wed Aug 9 08:45:55 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Aradhya Bhatia X-Patchwork-Id: 133125 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:c44e:0:b0:3f2:4152:657d with SMTP id w14csp2657446vqr; Wed, 9 Aug 2023 01:57:46 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGuWQYsuY0K6YTh+f9Tv7wf3NQWza7rsmqo/PEb9N7ACffFdnSkb0H+cWq0CqVX8yShbKt7 X-Received: by 2002:a05:6a20:3ca7:b0:124:eea9:6691 with SMTP id b39-20020a056a203ca700b00124eea96691mr15097835pzj.31.1691571466206; Wed, 09 Aug 2023 01:57:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1691571466; cv=none; d=google.com; s=arc-20160816; b=eOTioyTHWlU4MjcROk9nkSRokaK7rusEhqzU4WwpKVyXEAV/8utbiXPHavmPOo8YJu KKvvuYPo+shALAyq+ho4ZmI7TC5NRqA3vFajakhm4rz7pm5bgnxzGaJmpEOFGSYMj/Wf /10B8zmqpiDZY9y+kB35d1sduEeSSjz8R0xJSaCa8MPqHvnsRQuMDEswKRfMpqUljjQU /pq6K3fabkgNKzju4jhVHOK1qau7DvTz7dabOzAXy1VPttn+kZ5rvg/wZCBkfZbUP7Eh lQFO6w+kVmPIuPcFpvidH4PwJJNdjeK+rNTvMLI16uLrlGijDtRDsnSVN6Qx8pmTuA86 zr7w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=YuNRm8iBp9tWulKkNMVL7zphZImvQaMiWpe5dLEcqRg=; fh=Il8YZM5/F0G6fW6jRGwTBh/PJehaB9uye1IIJCssVD8=; b=ZPzh2Lrp1P1zwThPIqzEnVoatRs5OQY6bhtJdyA34JTA3OjLyZAuJpLow2JTWUi1HY CMgXvAoS/aSNlMzMqF8Na92MdTdnsm9z5RHoWDUeC4CezRGEiTztaEqsmZY34vN1gwOE Qr28OA9rJnt+HBuuWz+vJ4eX1RMZk4HgmSdQqoZI7f0RfVUCvCgebue5OEqAlMVVLgn+ oPV+LlPhFkTlzp8ciCtKtSI0LkAMI9BmsypW4MnNUfJexXAo+duy3G0ebWoDnIgInJpk J74YyhFup8OAEDX+C9NMInkchMPkIe3SYcMc+N0gR4vZJpHT2OjunkfFs2fiUqmn+CFK /9TQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=GsQ1IaAM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id s9-20020a637709000000b00563fbc00007si8714355pgc.262.2023.08.09.01.57.33; Wed, 09 Aug 2023 01:57:46 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=GsQ1IaAM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231994AbjHIIqg (ORCPT + 99 others); Wed, 9 Aug 2023 04:46:36 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60346 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229587AbjHIIq1 (ORCPT ); Wed, 9 Aug 2023 04:46:27 -0400 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B24A81BFB; Wed, 9 Aug 2023 01:46:26 -0700 (PDT) Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 3798k4EK069890; Wed, 9 Aug 2023 03:46:04 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1691570764; bh=YuNRm8iBp9tWulKkNMVL7zphZImvQaMiWpe5dLEcqRg=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=GsQ1IaAMgTrw3jt0rY8idGxv7iq2NrOwbV0m/7DhHJEfyk/lW/k8P+tsC7pJ/3C+l IyoiuLkcpfRpVuhHWKbCayOq+5faDmtvzsLLiDZYOSFvAZx4m0RjShaJIPQf6JNBG9 /g8WAyXpKeVBnbWUbH9BTfXVv6XH0xn3kZcnVYmI= Received: from DLEE103.ent.ti.com (dlee103.ent.ti.com [157.170.170.33]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 3798k37d067214 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 9 Aug 2023 03:46:04 -0500 Received: from DLEE101.ent.ti.com (157.170.170.31) by DLEE103.ent.ti.com (157.170.170.33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 9 Aug 2023 03:46:03 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE101.ent.ti.com (157.170.170.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 9 Aug 2023 03:46:03 -0500 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 3798k2WU112313; Wed, 9 Aug 2023 03:46:03 -0500 From: Aradhya Bhatia To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Catalin Marinas , Conor Dooley , Will Deacon , Francesco Dolcini CC: Devicetree List , Linux Kernel List , Linux ARM Kernel List , Tomi Valkeinen , Rahul T R , Devarsh Thakkar , Jai Luthra , Jayesh Choudhary , Aradhya Bhatia Subject: [PATCH v5 2/6] arm64: dts: ti: k3-am62-main: Add node for DSS Date: Wed, 9 Aug 2023 14:15:55 +0530 Message-ID: <20230809084559.17322-3-a-bhatia1@ti.com> X-Mailer: git-send-email 2.40.1 In-Reply-To: <20230809084559.17322-1-a-bhatia1@ti.com> References: <20230809084559.17322-1-a-bhatia1@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1773741241684113866 X-GMAIL-MSGID: 1773741241684113866 Add Display SubSystem (DSS) DT node for the AM625 SoC. The DSS supports one each of video pipeline (vid) and video-lite pipeline (vidl1). It outputs OLDI signals on one video port (VP1) and DPI signals on another (VP2). The video ports are connected to the pipelines via 2 identical overlay managers (ovr1 and ovr2). Also add the DT node for DSS clock divider. This is a fixed-factor-clock and does not have any register. This comes into effect whenenver OLDI display is used. The input to this divider is a serial clock used by OLDI TXes. The divider divides the input clock by 7, and provides the pixel clock to VP1. Signed-off-by: Aradhya Bhatia --- arch/arm64/boot/dts/ti/k3-am62-main.dtsi | 25 ++++++++++++++++++++++++ arch/arm64/boot/dts/ti/k3-am62.dtsi | 8 ++++++++ 2 files changed, 33 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi b/arch/arm64/boot/dts/ti/k3-am62-main.dtsi index ef90b2bc81eb..7ce39c91a2af 100644 --- a/arch/arm64/boot/dts/ti/k3-am62-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62-main.dtsi @@ -717,6 +717,31 @@ cpts@3d000 { }; }; + dss: dss@30200000 { + compatible = "ti,am625-dss"; + reg = <0x00 0x30200000 0x00 0x1000>, /* common */ + <0x00 0x30202000 0x00 0x1000>, /* vidl1 */ + <0x00 0x30206000 0x00 0x1000>, /* vid */ + <0x00 0x30207000 0x00 0x1000>, /* ovr1 */ + <0x00 0x30208000 0x00 0x1000>, /* ovr2 */ + <0x00 0x3020a000 0x00 0x1000>, /* vp1: Used for OLDI */ + <0x00 0x3020b000 0x00 0x1000>; /* vp2: Used as DPI Out */ + reg-names = "common", "vidl1", "vid", + "ovr1", "ovr2", "vp1", "vp2"; + power-domains = <&k3_pds 186 TI_SCI_PD_EXCLUSIVE>; + clocks = <&k3_clks 186 6>, + <&dss_vp1_clk>, + <&k3_clks 186 2>; + clock-names = "fck", "vp1", "vp2"; + interrupts = ; + status = "disabled"; + + dss_ports: ports { + #address-cells = <1>; + #size-cells = <0>; + }; + }; + hwspinlock: spinlock@2a000000 { compatible = "ti,am64-hwspinlock"; reg = <0x00 0x2a000000 0x00 0x1000>; diff --git a/arch/arm64/boot/dts/ti/k3-am62.dtsi b/arch/arm64/boot/dts/ti/k3-am62.dtsi index 5e72c445f37a..11f14eef2d44 100644 --- a/arch/arm64/boot/dts/ti/k3-am62.dtsi +++ b/arch/arm64/boot/dts/ti/k3-am62.dtsi @@ -102,6 +102,14 @@ cbass_wakeup: bus@b00000 { }; }; + dss_vp1_clk: clock-divider-oldi { + compatible = "fixed-factor-clock"; + clocks = <&k3_clks 186 0>; + #clock-cells = <0>; + clock-div = <7>; + clock-mult = <1>; + }; + #include "k3-am62-thermal.dtsi" };