From patchwork Wed Aug 9 14:47:04 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jai Luthra X-Patchwork-Id: 133315 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:c44e:0:b0:3f2:4152:657d with SMTP id w14csp2891150vqr; Wed, 9 Aug 2023 08:54:05 -0700 (PDT) X-Google-Smtp-Source: AGHT+IHGLbHEMSsXVn8y6TP42EQN8BYGEQ4ZZOq6KHzQzr81lYf0+THdKRMiInDBUi3cIFJioTuw X-Received: by 2002:a17:906:74cf:b0:99c:a23b:b4ee with SMTP id z15-20020a17090674cf00b0099ca23bb4eemr2190825ejl.47.1691596444538; Wed, 09 Aug 2023 08:54:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1691596444; cv=none; d=google.com; s=arc-20160816; b=MhMT9roKsvaYMgi2wGuntmvtF3PUI/bqkDth0Vm8sVNN4C3clr6wIv07tcHlTRAFWa QnVI5LVvoLk5gR+fFrS1kdfZBEhKAl9pO3gcoNKjzDOWzmSHhkDo+VA0j02O/ZxIHkd1 86C8NlMmMnzKfLflU2qOdVLg0BTxODxUScmOrz2apotRYrVj/6TX4CazRBcdIpTIALxC lXPyQ/iNEY4zRv8EEnFCFjqWJk/N7CZtvQIKpsJowpVk5hYUUTaVVb7MjfmfluHHlxfN FXcs3Pa0WIGdrR90cLDheiFhoSC+gPqKeYh07UcdOsmw+hi+pd11x/t+dNGP/jpr0lXK 04GQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from :dkim-signature; bh=YISoqvJRtUaE1BjCQOk5Dw+qISgwnk8XvqgD73KMAPw=; fh=TwlzykfLYO+6sE89EkzVZTdglYDf+cKsEDSEOvcSfhY=; b=HyBkXfTfd/tMnKLwA7EQzEmKBti4Vzm3wnGR/iuEFItmjjn+7SLy74vl0bGyd0ujC8 XfI7dmNZ7KlOqp0sZGMwK1BFk7Zq9HwxFk3owKRGoi6xrG25wcES4NtiSDkFAPV3RmlL qYZCPv87og61lMm3iHtE+OEKSPfLMMutEO0+0kXvm1a8Wxo5QCdAOQlamRSL3oO9gmhG uSwlbWS7eM9r/uRFhyrQLaN2Mni3Uhi8b6yLkZ1H/jlc7aEiHEzSHsvGYQAHq7smtJWn dhULJt7nFZeSrjYBSpTFIYd0eUUTUWjuf8rQca76uNEZoiHwYdS4BruXc4UmnicY/4eY wSFQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=n0H7455j; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t24-20020a1709063e5800b0098859d239dfsi9857302eji.796.2023.08.09.08.53.37; Wed, 09 Aug 2023 08:54:04 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=n0H7455j; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234244AbjHIOsD (ORCPT + 99 others); Wed, 9 Aug 2023 10:48:03 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53608 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233271AbjHIOsC (ORCPT ); Wed, 9 Aug 2023 10:48:02 -0400 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EB7A62107; Wed, 9 Aug 2023 07:48:00 -0700 (PDT) Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 379Els0t013128; Wed, 9 Aug 2023 09:47:54 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1691592474; bh=YISoqvJRtUaE1BjCQOk5Dw+qISgwnk8XvqgD73KMAPw=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=n0H7455j35L1gJUEP+H2mgR6PcNkz7ZlhWrRumI3DPOhdMa1wsdVEqPBp7OQJ2yFL GWD7dNcSw1PNF0Q2rkqCWtTvOPDXGz8HreG+swKr2WqgL+JfJkskMrUZzD9NPWurNE CQdHmPCq9Owkdbsi+JkfnqqDzAxylVIRlFTqViHk= Received: from DLEE107.ent.ti.com (dlee107.ent.ti.com [157.170.170.37]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 379ElsCU122879 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 9 Aug 2023 09:47:54 -0500 Received: from DLEE113.ent.ti.com (157.170.170.24) by DLEE107.ent.ti.com (157.170.170.37) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 9 Aug 2023 09:47:54 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE113.ent.ti.com (157.170.170.24) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 9 Aug 2023 09:47:54 -0500 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 379Elr46047128; Wed, 9 Aug 2023 09:47:54 -0500 From: Jai Luthra Date: Wed, 9 Aug 2023 20:17:04 +0530 Subject: [PATCH v5 3/6] arm64: dts: ti: k3-j721e-som-p0: Add TP6594 family PMICs MIME-Version: 1.0 Message-ID: <20230809-tps6594-v5-3-485fd3d63670@ti.com> References: <20230809-tps6594-v5-0-485fd3d63670@ti.com> In-Reply-To: <20230809-tps6594-v5-0-485fd3d63670@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Esteban Blanc , , , , , X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=5390; i=j-luthra@ti.com; h=from:subject:message-id; bh=yzMUBACCDQrzxjYO5qGJ7jKmq2BzEmrVUzmq4Gc8rJE=; b=owEBbQKS/ZANAwAIAUPekfkkmnFFAcsmYgBk06cX5btaoF8Cz5bpoX+2UhyKIxamx/i3gT+QY uMzvpuEWUiJAjMEAAEIAB0WIQRN4NgY5dV16NRar8VD3pH5JJpxRQUCZNOnFwAKCRBD3pH5JJpx RWvzD/999T+Wrad/gY3syGEiIHzmWU/+RFyUeeH8yn0iaF2SldhX8PXUpuOT+qk5FiwdoJJfhz1 9i8jf43Z3YqgFKvDwC/DwV8Mt2C7xN56tGi/alMaJB1Ck347Yg6FRH74xtrdjGNvBwMBjLxzSFj ZS1974o4VD8QUBpQwXcBEj+px8KdpBauqjQ/I6Y+0mWgSk9u+/S7QdgI3bYsQpjOaHYfWBT3Yz+ doHDyRt6vbgxTxqV0OafihjxaaGkAoT6d0N/FGWo62tBvIUzYDB8cockIKqCO4dN+/EZs/yxGNv 3fCn0XewwxOcVP9ZDIordbb3UQ/xMuAe0uxj/pRnhvcPQ4+gAdPLJq6bYtjCoXl+5AT5ULMAvLx R633YqAEaFyVK6rOaFULxhSn2Wtocg3rDGy3u6Vp7KYX8Syt5jvJWT90DqW3DHGUxUcQOBK2HzY UvBfykFC30GqP4BxO4lay8RnNlsOWrYyfMGQpf4XUC0/NZdc8B1LrNB+CIzsR0DZZFDm93gJkb7 Lfs8CErlN7j+We/kBPr0RxpEmeUUtefRrL51hQpP0gdV00PC0qSDjSJVRTlz02E/ZBdHexupGPn tKQBVmMJKb+Ix9i4d8IIri+ajmP/P/w6BIBb+JzwfrsWd8xOKFv4+FD4dMhMdn1maq6u6+O6mWc tuRjw8I2ojegfGg== X-Developer-Key: i=j-luthra@ti.com; a=openpgp; fpr=4DE0D818E5D575E8D45AAFC543DE91F9249A7145 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_PASS,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1773767433340989089 X-GMAIL-MSGID: 1773767433340989089 From: Jerome Neanne This patch adds support for TPS6594 PMIC family on wakup I2C0 bus. Theses devices provides regulators (bucks and LDOs), but also GPIOs, a RTC, a watchdog, an ESM (Error Signal Monitor) which monitors the SoC error output signal, and a PFSM (Pre-configurable Finite State Machine) which manages the operational modes of the PMIC. Signed-off-by: Jerome Neanne Signed-off-by: Esteban Blanc Signed-off-by: Jai Luthra --- arch/arm64/boot/dts/ti/k3-j721e-som-p0.dtsi | 163 ++++++++++++++++++++++++++++ 1 file changed, 163 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721e-som-p0.dtsi b/arch/arm64/boot/dts/ti/k3-j721e-som-p0.dtsi index e90e43202546..141e856b7c4b 100644 --- a/arch/arm64/boot/dts/ti/k3-j721e-som-p0.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721e-som-p0.dtsi @@ -152,6 +152,12 @@ J721E_WKUP_IOPAD(0xfc, PIN_INPUT_PULLUP, 0) /* (H24) WKUP_I2C0_SDA */ >; }; + pmic_irq_pins_default: pmic-irq-pins-default { + pinctrl-single,pins = < + J721E_WKUP_IOPAD(0x0d4, PIN_INPUT, 7) /* (G26) WKUP_GPIO0_9 */ + >; + }; + mcu_fss0_ospi0_pins_default: mcu-fss0-ospi0-default-pins { pinctrl-single,pins = < J721E_WKUP_IOPAD(0x0000, PIN_OUTPUT, 0) /* MCU_OSPI0_CLK */ @@ -199,6 +205,163 @@ eeprom@50 { compatible = "atmel,24c256"; reg = <0x50>; }; + + tps659413: pmic@48 { + compatible = "ti,tps6594-q1"; + reg = <0x48>; + system-power-controller; + pinctrl-names = "default"; + pinctrl-0 = <&pmic_irq_pins_default>; + interrupt-parent = <&wkup_gpio0>; + interrupts = <9 IRQ_TYPE_EDGE_FALLING>; + ti,primary-pmic; + + gpio-controller; + #gpio-cells = <2>; + + buck12-supply = <&vsys_3v3>; + buck3-supply = <&vsys_3v3>; + buck4-supply = <&vsys_3v3>; + buck5-supply = <&vsys_3v3>; + ldo1-supply = <&vsys_3v3>; + ldo2-supply = <&vsys_3v3>; + ldo3-supply = <&vsys_3v3>; + ldo4-supply = <&vsys_3v3>; + + regulators { + bucka12: buck12 { + regulator-name = "vdd_cpu_avs"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <900000>; + regulator-boot-on; + regulator-always-on; + }; + + bucka3: buck3 { + regulator-name = "vdd_mcu_0v85"; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-boot-on; + regulator-always-on; + }; + + bucka4: buck4 { + regulator-name = "vdd_ddr_1v1"; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + regulator-boot-on; + regulator-always-on; + }; + + bucka5: buck5 { + regulator-name = "vdd_phyio_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldoa1: ldo1 { + regulator-name = "vdd1_lpddr4_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldoa2: ldo2 { + regulator-name = "vdd_mcuio_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldoa3: ldo3 { + regulator-name = "vdda_dll_0v8"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldoa4: ldo4 { + regulator-name = "vda_mcu_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; + + tps659411: pmic@4c { + compatible = "ti,tps6594-q1"; + reg = <0x4c>; + system-power-controller; + interrupt-parent = <&wkup_gpio0>; + interrupts = <9 IRQ_TYPE_EDGE_FALLING>; + + gpio-controller; + #gpio-cells = <2>; + + buck1234-supply = <&vsys_3v3>; + buck5-supply = <&vsys_3v3>; + ldo1-supply = <&vsys_3v3>; + ldo2-supply = <&vsys_3v3>; + ldo3-supply = <&vsys_3v3>; + ldo4-supply = <&vsys_3v3>; + + regulators { + buckb1234: buck1234 { + regulator-name = "vdd_core_0v8"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <800000>; + regulator-boot-on; + regulator-always-on; + }; + + buckb5: buck5 { + regulator-name = "vdd_ram_0v85"; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-boot-on; + regulator-always-on; + }; + + ldob1: ldo1 { + regulator-name = "vdd_sd_dv"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldob2: ldo2 { + regulator-name = "vdd_usb_3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldob3: ldo3 { + regulator-name = "vdd_io_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldob4: ldo4 { + regulator-name = "vda_pll_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; }; &ospi0 {