From patchwork Wed Aug 9 14:47:03 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jai Luthra X-Patchwork-Id: 133302 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:c44e:0:b0:3f2:4152:657d with SMTP id w14csp2877552vqr; Wed, 9 Aug 2023 08:30:54 -0700 (PDT) X-Google-Smtp-Source: AGHT+IGwejmYN9gdYtQlICFStvHwtrfxBE4Dxfjk3vdgZKMv8A+5nr0/b22kqr1G7pGIU3TkLM7+ X-Received: by 2002:a17:902:ecc1:b0:1b8:5ab2:49a4 with SMTP id a1-20020a170902ecc100b001b85ab249a4mr3348251plh.53.1691595053808; Wed, 09 Aug 2023 08:30:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1691595053; cv=none; d=google.com; s=arc-20160816; b=WXK4cNU9KuPeqj2Jr4Bph/+JF58lpQNy5H16Jx1FVoFX3fT15/tgoGTn6edRGQ+gLr 47NjC05k+5vu/ZOErprwdLvu2QIS0I8ddSc5Pudq4Zm0hN5gT2REEb0FddQFYQowKnJY PNvFmXyKHIfa6pXfUYrzJJ4lXDfAwSesxMVU+Ekwhv0u42tDcRPKJ8cKdRtHUnU7QNjs zURHEhuOPOmELUXpnXDXdjAPVIuuqDv0h4fboIHuoVqTfECbvLCp1Iy+4O+x7tsm23HB YJ76hky8rTV96P/2rRcfL/h2xiKChdmsyknoKnkoOzu1QBqWou6cNddqfF5TWOWSzkuW J3lA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from :dkim-signature; bh=Ru5aSRXQp6LyBaug3AJPze5XpVx0jmLO9kq8YPxebrc=; fh=TwlzykfLYO+6sE89EkzVZTdglYDf+cKsEDSEOvcSfhY=; b=Xe+seLM1KdrECvxX2BW7jWF8i/zNINH7dntyuCFG1OJFb1Gso3O7m7j4W4OqW4obBa 5Kq865n8g5duMHySYOZK33aafoCLC6in4+xeqAzlFFshTbze/AQGm5257w2DZ8RFcctq gkfoxqCMR9emF4xArYW9+MTIBJCgDhdU+uIKXbNWhu3BncMQSW3RpSnPT7zYB5tDv141 RCTlNgzK+k4XZ3Oi1LvelVwAHVugXEuNSRK61c1vQrw/QeA2oX4oiAXX//CcPsnUmR/k HgukvMCxYVHmGa87wRE2JJzuUyiz5luNh7W61Fmpcdct6g9Ta7aT01k0ckhlDxe4atGq GXWg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=GNhwI7Qq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id d20-20020a170902f15400b001b22f31cce9si9488697plb.179.2023.08.09.08.30.39; Wed, 09 Aug 2023 08:30:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=GNhwI7Qq; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234309AbjHIOsK (ORCPT + 99 others); Wed, 9 Aug 2023 10:48:10 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:53644 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234257AbjHIOsE (ORCPT ); Wed, 9 Aug 2023 10:48:04 -0400 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2E0531FCC; Wed, 9 Aug 2023 07:48:03 -0700 (PDT) Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 379Elrcn018282; Wed, 9 Aug 2023 09:47:53 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1691592473; bh=Ru5aSRXQp6LyBaug3AJPze5XpVx0jmLO9kq8YPxebrc=; h=From:Date:Subject:References:In-Reply-To:To:CC; b=GNhwI7QqIif4SjJgIW+7fQhwn5G7cB4BanQKM+Kb5IPF4BIelv1adCQvdwWLCSrQ0 XqnmCqOY3l3UF2sl6m4JhxSoiHJHJPh7Ww6MT/EPbxRdWWvTtpVBXwBiY8tsQU8YhV E6mYn4dVK+4eu5EW3AmEOCMoxfHkO7xVTJQVnYvA= Received: from DLEE100.ent.ti.com (dlee100.ent.ti.com [157.170.170.30]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 379ElrTP110054 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 9 Aug 2023 09:47:53 -0500 Received: from DLEE111.ent.ti.com (157.170.170.22) by DLEE100.ent.ti.com (157.170.170.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Wed, 9 Aug 2023 09:47:52 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE111.ent.ti.com (157.170.170.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Wed, 9 Aug 2023 09:47:52 -0500 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 379Elq1e036884; Wed, 9 Aug 2023 09:47:52 -0500 From: Jai Luthra Date: Wed, 9 Aug 2023 20:17:03 +0530 Subject: [PATCH v5 2/6] arm64: dts: ti: k3-j721s2-som-p0: Add TP6594 family PMICs MIME-Version: 1.0 Message-ID: <20230809-tps6594-v5-2-485fd3d63670@ti.com> References: <20230809-tps6594-v5-0-485fd3d63670@ti.com> In-Reply-To: <20230809-tps6594-v5-0-485fd3d63670@ti.com> To: Nishanth Menon , Vignesh Raghavendra , Tero Kristo , Rob Herring , Krzysztof Kozlowski , Conor Dooley CC: , , , Esteban Blanc , , , , , X-Mailer: b4 0.12.3 X-Developer-Signature: v=1; a=openpgp-sha256; l=6089; i=j-luthra@ti.com; h=from:subject:message-id; bh=Dg1PS7NMh+Q5xNQ4Tp8LPzucxoER/3VHUPSQRiGgjGk=; b=owEBbQKS/ZANAwAIAUPekfkkmnFFAcsmYgBk06cWnj4dJGii7cV/vL7LcmEG96DpUXg0H6yKQ KZ4cS05QBqJAjMEAAEIAB0WIQRN4NgY5dV16NRar8VD3pH5JJpxRQUCZNOnFgAKCRBD3pH5JJpx RbFzD/wPrHEFylV+K13/sPAgUtDHHFySqnNggoy6E6l3bx2ZPEctqDsxlJs+SuVfhwU5ZSWAlmR rj03dBpn6NihcfvC8YGubTEcghDgwkgdcsiGKFgdxtpHhTnsnL5/eFasNOr6XKvmvrKy52uKiuT aWo3ebn85+aQUFGvOctqEomaZpYbWQu4/2EuCMIWEJUKFXhG0zttPbI+pKvgSfPPeh1sKXrIqk3 tHu5Q1Z1kLxjELp/LKeEWbxzytXBVyOpO8ETvlROfSvdDOGcQC31bWA612vx/Q4/cBVp15HlP9/ vYyUzBPX4RuBm8xZGoKGqYBVK98OyyhNR7Sb/6lHkHfExDgRXNhcVyjc04lrUsveHlakFJNW6t5 In63ItSys2fCGhVd0QL5/UpiiUunPRLJL4HBCxIbq4xbIZZPt31LAC9Wlw7xBPxgdMPVkCW0+N3 H6J/JzeQzyGPP24VPn6ElN1LSY6tmh2FPwj6BjTn6Qnv14K02vWlow0kgHbrJiDx2aMYsd10iSX 3gMOKEQWYIb1eY/VvmXGKCzb/b5ATZ4i3gMOR+LH8HXH1Og7pnxiVqa7ysxCA3V9wdSaoHen9MK 8tZZ+cRifwliJNcKSiYsoMe0BGTTBSHHbX0JJlLY2aUfeEp82/82Lz7iECwUE4umq/0ThAQALae v3adL7z2N/Yu2PQ== X-Developer-Key: i=j-luthra@ti.com; a=openpgp; fpr=4DE0D818E5D575E8D45AAFC543DE91F9249A7145 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_PASS,SPF_PASS,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1773765974981826418 X-GMAIL-MSGID: 1773765974981826418 From: Esteban Blanc This patch adds support for TPS6594 PMIC family on wakup I2C0 bus. Theses devices provides regulators (bucks and LDOs), but also GPIOs, a RTC, a watchdog, an ESM (Error Signal Monitor) which monitors the SoC error output signal, and a PFSM (Pre-configurable Finite State Machine) which manages the operational modes of the PMIC. Signed-off-by: Esteban Blanc Signed-off-by: Jai Luthra --- arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi | 199 +++++++++++++++++++++++++++ 1 file changed, 199 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi b/arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi index a4006f328027..a508e86c9a9d 100644 --- a/arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j721s2-som-p0.dtsi @@ -70,6 +70,15 @@ J721S2_WKUP_IOPAD(0x004, PIN_INPUT, 0) /* (E20) MCU_OSPI0_LBCLKO */ }; }; +&wkup_pmx1 { + pmic_irq_pins_default: pmic-irq-pins-default { + pinctrl-single,pins = < + /* (C21) MCU_OSPI1_CSn1.WKUP_GPIO0_39 */ + J721S2_WKUP_IOPAD(0x028, PIN_INPUT, 7) + >; + }; +}; + &wkup_pmx2 { wkup_i2c0_pins_default: wkup-i2c0-default-pins { pinctrl-single,pins = < @@ -106,6 +115,196 @@ eeprom@50 { compatible = "atmel,24c256"; reg = <0x50>; }; + + tps659411: pmic@48 { + compatible = "ti,tps6594-q1"; + reg = <0x48>; + ti,primary-pmic; + system-power-controller; + + pinctrl-names = "default"; + pinctrl-0 = <&pmic_irq_pins_default>; + interrupt-parent = <&wkup_gpio0>; + interrupts = <39 IRQ_TYPE_EDGE_FALLING>; + + gpio-controller; + #gpio-cells = <2>; + + buck1234-supply = <&vsys_3v3>; + buck5-supply = <&vsys_3v3>; + ldo1-supply = <&vsys_3v3>; + ldo2-supply = <&vsys_3v3>; + ldo3-supply = <&vsys_3v3>; + ldo4-supply = <&vsys_3v3>; + + regulators { + bucka1234: buck1234 { + regulator-name = "vdd_cpu_avs"; + regulator-min-microvolt = <600000>; + regulator-max-microvolt = <900000>; + regulator-boot-on; + regulator-always-on; + }; + + bucka5: buck5 { + regulator-name = "vdd_mcu_0v85"; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-boot-on; + regulator-always-on; + }; + + ldoa1: ldo1 { + regulator-name = "vdd_mcuwk_0v8"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldoa2: ldo2 { + regulator-name = "vdd_mcu_gpioret_3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldoa3: ldo3 { + regulator-name = "vdd_mcuio_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldoa4: ldo4 { + regulator-name = "vda_mcu_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; + + tps659414: pmic@4c { + compatible = "ti,tps6594-q1"; + reg = <0x4c>; + system-power-controller; + interrupt-parent = <&wkup_gpio0>; + interrupts = <39 IRQ_TYPE_EDGE_FALLING>; + + gpio-controller; + #gpio-cells = <2>; + + buck1-supply = <&vsys_3v3>; + buck2-supply = <&vsys_3v3>; + buck3-supply = <&vsys_3v3>; + buck4-supply = <&vsys_3v3>; + buck5-supply = <&vsys_3v3>; + ldo1-supply = <&vsys_3v3>; + ldo2-supply = <&vsys_3v3>; + ldo3-supply = <&vsys_3v3>; + ldo4-supply = <&vsys_3v3>; + + regulators { + buckb1: buck1 { + regulator-name = "vdd_io_1v8_reg"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-always-on; + regulator-boot-on; + }; + + buckb2: buck2 { + regulator-name = "vdd_fpd_1v1"; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + regulator-boot-on; + regulator-always-on; + }; + + buckb3: buck3 { + regulator-name = "vdd_phy_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + + buckb4: buck4 { + regulator-name = "vdd_ddr_1v1"; + regulator-min-microvolt = <1100000>; + regulator-max-microvolt = <1100000>; + regulator-boot-on; + regulator-always-on; + }; + + buckb5: buck5 { + regulator-name = "vdd_ram_0v85"; + regulator-min-microvolt = <850000>; + regulator-max-microvolt = <850000>; + regulator-boot-on; + regulator-always-on; + }; + + ldob1: ldo1 { + regulator-name = "vdd_wk_0v8"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldob2: ldo2 { + regulator-name = "vdd_gpioret_3v3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + + ldob3: ldo3 { + regulator-name = "vda_dll_0v8"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <800000>; + regulator-boot-on; + regulator-always-on; + }; + + ldob4: ldo4 { + regulator-name = "vda_pll_1v8"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; + + lp876411: pmic@58 { + compatible = "ti,lp8764-q1"; + reg = <0x58>; + system-power-controller; + interrupt-parent = <&wkup_gpio0>; + interrupts = <39 IRQ_TYPE_EDGE_FALLING>; + + gpio-controller; + #gpio-cells = <2>; + + buck1234-supply = <&vsys_3v3>; + + regulators { + buckc1234: buck1234 { + regulator-name = "vdd_core_0v8"; + regulator-min-microvolt = <800000>; + regulator-max-microvolt = <800000>; + regulator-boot-on; + regulator-always-on; + }; + }; + }; }; &main_i2c0 {