From patchwork Tue Aug 1 11:58:48 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: AngeloGioacchino Del Regno X-Patchwork-Id: 129291 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:918b:0:b0:3e4:2afc:c1 with SMTP id s11csp2651073vqg; Tue, 1 Aug 2023 06:02:47 -0700 (PDT) X-Google-Smtp-Source: APBJJlGWhMTw0x4XzZdOSWenaCjGJEoLqHRy7EMh31vfWqsVVH4ri08wlo9daNMjai/TtJSRxYyG X-Received: by 2002:a17:90b:23ce:b0:262:e589:678f with SMTP id md14-20020a17090b23ce00b00262e589678fmr16435732pjb.10.1690894967212; Tue, 01 Aug 2023 06:02:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1690894967; cv=none; d=google.com; s=arc-20160816; b=lfj2ADEJTtlQGfs8vy8L7lzUQI6cyQgCIhD8203SDJQz6AQwh+nLmb17CvIT0kwLCG Q/3sEIVItKF9CJcMvLiz4dmauYDUdDfFW3rnR8uNkAi+vOr3vvQOKTI8dIKJ4hdLQyS8 SGP2cMLwsNgvl3v1NAgX5GNSiblv/g2YLPEBlAm9KIC5rqGGHe0YFG/AIqAiPKEt/UYN R5P04gAflEOwn7GBVH/KQD1sCCcnY0OMhuYTmQv/R/0FZMoKx5RPNS+ckmAEN/rr/4ut BOg4+ATysbrfGasoIkWU4JfRPlywCYRSQFTEh5rnHD4PqSyHVc6Wfh1NXKnQKAJNl1G8 UNqg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=1+B7i2bJ1C7nz5//POmtZ+EnxSM7o6Fp5856JVZPqnI=; fh=wVZEQimxp/UyE4Mf0Sn+nsZcfrBLHvkvU7kacOC/59o=; b=GkROZk29EQ3VCtxvmq9oSAkorncT2edq7dyAQNJdrdQCIAwpqOaIv3qC9Dz8TTYb0t Ga4RuVDHb7e2T0v3nNpOEa9y22Yi82UzI71EvX0pghEoKAXZwbQ1XFvD1Nr18PHyaGxd jZUi17990Gb3xK8H/KRxGWP5QJjeqYAvIw8cuo3YekH/wSwdhX2WR68CuRyZI85jq/5U 654C06NxfscQuEQHECATevKvqVoG+zwC32QPEsJCYPrJv9VQIHZ+ilpjuQSACiCYPplf yrWQ454z0gwS1i/pCyjNm9LNXPMuvPUJgcjwocgdC+3u0GEQtaageResEkeyNS6wgLcI IioQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=ZxvDr8zN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id s24-20020a17090aba1800b002684a384026si10486514pjr.36.2023.08.01.06.02.32; Tue, 01 Aug 2023 06:02:47 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=ZxvDr8zN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234061AbjHAL7X (ORCPT + 99 others); Tue, 1 Aug 2023 07:59:23 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50478 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233971AbjHAL7O (ORCPT ); Tue, 1 Aug 2023 07:59:14 -0400 Received: from madras.collabora.co.uk (madras.collabora.co.uk [46.235.227.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 55A6A1728 for ; Tue, 1 Aug 2023 04:59:08 -0700 (PDT) Received: from IcarusMOD.eternityproject.eu (2-237-20-237.ip236.fastwebnet.it [2.237.20.237]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) (Authenticated sender: kholk11) by madras.collabora.co.uk (Postfix) with ESMTPSA id 7A2336607196; Tue, 1 Aug 2023 12:59:06 +0100 (BST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=collabora.com; s=mail; t=1690891147; bh=tL/kCW3UUslR/B9zGHpsH8N86YFjunPhWb7Siktjutk=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=ZxvDr8zNsqO1r3ci3WrBGTx8eHfkYe1eh/B/Uzq9DS+eHXJn6sS6WrfmUGvC8BzRj GHTBnMOJK5NGtg+s259Em0+Qs3wsbyvzlWhr3O46W/jxYYle/A3ESPCGQvFJNZMIKp Pk5+rx97QmzPzSzOUGyNEphthul78k0JFTVkI8BaAYJoJU2+3iPSjxov974Dxb9y5d 7bO5Qr0xt46wrudpmUHjgINKOvAHlqXkPtXe9agr4zNYzrUAbf3akg2yIS46FB47y4 7qP7VpItLs5/dFEhRnK864tYB3r30k+ITL6jTCfA2uGpQO7Q1iE/Gn0KrKEQi8tPOy e045c4uwBRRjg== From: AngeloGioacchino Del Regno To: chunkuang.hu@kernel.org Cc: p.zabel@pengutronix.de, airlied@gmail.com, daniel@ffwll.ch, matthias.bgg@gmail.com, angelogioacchino.delregno@collabora.com, dri-devel@lists.freedesktop.org, linux-mediatek@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, wenst@chromium.org, kernel@collabora.com, ehristev@collabora.com, "Jason-JH . Lin" , Alexandre Mergnat Subject: [PATCH v8 07/13] drm/mediatek: gamma: Support specifying number of bits per LUT component Date: Tue, 1 Aug 2023 13:58:48 +0200 Message-ID: <20230801115854.150346-8-angelogioacchino.delregno@collabora.com> X-Mailer: git-send-email 2.41.0 In-Reply-To: <20230801115854.150346-1-angelogioacchino.delregno@collabora.com> References: <20230801115854.150346-1-angelogioacchino.delregno@collabora.com> MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1773031880832548534 X-GMAIL-MSGID: 1773031880832548534 New SoCs, like MT8195, not only may support bigger lookup tables, but have got a different register layout to support bigger precision: support specifying the number of `lut_bits` for each SoC and use it in mtk_gamma_set_common() to perform the right calculation. Signed-off-by: AngeloGioacchino Del Regno Reviewed-by: Jason-JH.Lin Reviewed-by: Alexandre Mergnat --- drivers/gpu/drm/mediatek/mtk_disp_gamma.c | 23 +++++++++++++++-------- 1 file changed, 15 insertions(+), 8 deletions(-) diff --git a/drivers/gpu/drm/mediatek/mtk_disp_gamma.c b/drivers/gpu/drm/mediatek/mtk_disp_gamma.c index 4f642fed432f..a6f7af1a9e8e 100644 --- a/drivers/gpu/drm/mediatek/mtk_disp_gamma.c +++ b/drivers/gpu/drm/mediatek/mtk_disp_gamma.c @@ -37,6 +37,7 @@ struct mtk_disp_gamma_data { bool has_dither; bool lut_diff; u16 lut_size; + u8 lut_bits; }; /* @@ -78,6 +79,7 @@ void mtk_gamma_set_common(struct device *dev, void __iomem *regs, struct drm_color_lut *lut; void __iomem *lut_base; bool lut_diff; + u8 lut_bits; u32 cfg_val, word; /* If there's no gamma lut there's nothing to do here. */ @@ -87,10 +89,13 @@ void mtk_gamma_set_common(struct device *dev, void __iomem *regs, /* If we're called from AAL, dev is NULL */ gamma = dev ? dev_get_drvdata(dev) : NULL; - if (gamma && gamma->data) + if (gamma && gamma->data) { lut_diff = gamma->data->lut_diff; - else + lut_bits = gamma->data->lut_bits; + } else { lut_diff = false; + lut_bits = LUT_BITS_DEFAULT; + } cfg_val = readl(regs + DISP_GAMMA_CFG); lut_base = regs + DISP_GAMMA_LUT; @@ -98,9 +103,9 @@ void mtk_gamma_set_common(struct device *dev, void __iomem *regs, for (i = 0; i < lut_size; i++) { struct drm_color_lut diff, hwlut; - hwlut.red = drm_color_lut_extract(lut[i].red, LUT_BITS_DEFAULT); - hwlut.green = drm_color_lut_extract(lut[i].green, LUT_BITS_DEFAULT); - hwlut.blue = drm_color_lut_extract(lut[i].blue, LUT_BITS_DEFAULT); + hwlut.red = drm_color_lut_extract(lut[i].red, lut_bits); + hwlut.green = drm_color_lut_extract(lut[i].green, lut_bits); + hwlut.blue = drm_color_lut_extract(lut[i].blue, lut_bits); if (!lut_diff || (i % 2 == 0)) { word = FIELD_PREP(DISP_GAMMA_LUT_10BIT_R, hwlut.red); @@ -108,13 +113,13 @@ void mtk_gamma_set_common(struct device *dev, void __iomem *regs, word |= FIELD_PREP(DISP_GAMMA_LUT_10BIT_B, hwlut.blue); } else { diff.red = lut[i].red - lut[i - 1].red; - diff.red = drm_color_lut_extract(diff.red, LUT_BITS_DEFAULT); + diff.red = drm_color_lut_extract(diff.red, lut_bits); diff.green = lut[i].green - lut[i - 1].green; - diff.green = drm_color_lut_extract(diff.green, LUT_BITS_DEFAULT); + diff.green = drm_color_lut_extract(diff.green, lut_bits); diff.blue = lut[i].blue - lut[i - 1].blue; - diff.blue = drm_color_lut_extract(diff.blue, LUT_BITS_DEFAULT); + diff.blue = drm_color_lut_extract(diff.blue, lut_bits); word = FIELD_PREP(DISP_GAMMA_LUT_10BIT_R, diff.red); word |= FIELD_PREP(DISP_GAMMA_LUT_10BIT_G, diff.green); @@ -231,10 +236,12 @@ static int mtk_disp_gamma_remove(struct platform_device *pdev) static const struct mtk_disp_gamma_data mt8173_gamma_driver_data = { .has_dither = true, + .lut_bits = 10, .lut_size = 512, }; static const struct mtk_disp_gamma_data mt8183_gamma_driver_data = { + .lut_bits = 10, .lut_diff = true, .lut_size = 512, };