From patchwork Tue Aug 1 07:00:17 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jayesh Choudhary X-Patchwork-Id: 129055 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:918b:0:b0:3e4:2afc:c1 with SMTP id s11csp2509809vqg; Tue, 1 Aug 2023 00:54:50 -0700 (PDT) X-Google-Smtp-Source: APBJJlHI/GT4wyKvwmSSDWH2z+GLPQHYze/5sRd2uHHYh8yWddZ1zBwioBO2f002WfEGtr0xGQ3d X-Received: by 2002:a05:6a21:9989:b0:111:a0e5:d2b7 with SMTP id ve9-20020a056a21998900b00111a0e5d2b7mr11563951pzb.4.1690876489789; Tue, 01 Aug 2023 00:54:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1690876489; cv=none; d=google.com; s=arc-20160816; b=0bvCla+DRAaivlo7YlSONwznJWNuhKQI04dUOTo22JE77K/3/H09koHJKt2hv+4hBq 8sI7fXPp3Xn8u4IKrw+9hvfFi/BFv9eJOBA3xG2rYRx2kJlgYuxc95LrDko2wVPcU4Mk bivfuCAguLP4B/+XCI0nLsWqqiGIzZpptd+iCYnZPUxBY2pr4ZVoU9WoADYwW+Yh6XCM N0i7OYpWffY38KeI9AKZicwID3IXCELZRDZt/GEXtNDTE9Dzd2bB1Hu84TLisd6sZ0Lq xc4TaE9qOzAZLbNXnBioeEvCMGHPcaydqLCQDtwpwLNMaYb9cAcPNQr5T32NICNKFfso nckA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=egh5GPFfU9rEvZZQyh2CAG1QHOlEyhHWchPte61+9P8=; fh=jjXz9PDPb8U2cbPp7jDeDNFfIUPelpFe4xHXHJZofPE=; b=FXvUyjW8/zOV0KzGZzawSnjIi5P64Bh0OjeHq4tUbD2aoeNj9MFeMd+t7536bHT6wy ILKyMi30VN8mfVbXj/WWBHHmv0WHy6aYQJEmKOwEnUh09IQ75Viy6qEMa82FFeLPWZsk 82qVTLL52HlXgHtpQnTaY8LOqP+7gMmtr0HQ+SospAjsnWxge/vrDUTJvvNVgPiMl6G8 Mii5RZ3R/TGsfYBdvbVU3vFP1ArFSMOoDAnlb6kFwDVMHz6KdAyqugO5D/08rrSop1jA 9jo3AkMn4T5wBWlyf4eNxPqZFokNFBpUFPOsCVMD9IFVpQBA0NSIn/oOO7qleYbzyw20 tYCQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=dcPALQxf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h184-20020a6383c1000000b00563da455862si3946098pge.311.2023.08.01.00.54.36; Tue, 01 Aug 2023 00:54:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=dcPALQxf; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231997AbjHAHAi (ORCPT + 99 others); Tue, 1 Aug 2023 03:00:38 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60614 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231947AbjHAHAe (ORCPT ); Tue, 1 Aug 2023 03:00:34 -0400 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4FAEFE53; Tue, 1 Aug 2023 00:00:33 -0700 (PDT) Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 37170QrI070246; Tue, 1 Aug 2023 02:00:26 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1690873226; bh=egh5GPFfU9rEvZZQyh2CAG1QHOlEyhHWchPte61+9P8=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=dcPALQxfWDGVmFDqWGEN4FtoSifzrPuyywTmI7OxOqDIN06mD28Eb5xtXpM114TuE 8l2u3qUVnCO0NgPZaka/U3lcXp939aS7P74RM/AZOZtPZf1jEEaFEPBcSo8Pe2ShL4 1LbrgJ8u+jCo6HMOzzvCKF5koUVX67bswnEKHg9M= Received: from DLEE104.ent.ti.com (dlee104.ent.ti.com [157.170.170.34]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 37170QRr027508 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 1 Aug 2023 02:00:26 -0500 Received: from DLEE104.ent.ti.com (157.170.170.34) by DLEE104.ent.ti.com (157.170.170.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 1 Aug 2023 02:00:25 -0500 Received: from fllv0039.itg.ti.com (10.64.41.19) by DLEE104.ent.ti.com (157.170.170.34) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 1 Aug 2023 02:00:25 -0500 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 37170PkV056141; Tue, 1 Aug 2023 02:00:25 -0500 From: Jayesh Choudhary To: , CC: , , , , , , , , , , , , , Subject: [PATCH v8 3/5] arm64: dts: ti: k3-j784s4-main: Add DSS and DP-bridge node Date: Tue, 1 Aug 2023 12:30:17 +0530 Message-ID: <20230801070019.219660-4-j-choudhary@ti.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230801070019.219660-1-j-choudhary@ti.com> References: <20230801070019.219660-1-j-choudhary@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE, URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1773012506247504448 X-GMAIL-MSGID: 1773012506247504448 From: Rahul T R Add DSS and DP-bridge node for J784S4 SoC. DSS IP in J784S4 is same as DSS IP in J721E, so same compatible is being used. The DP is Cadence MHDP8546. Signed-off-by: Rahul T R [j-choudhary@ti.com: move dss & mhdp node together in main, fix dss node] Signed-off-by: Jayesh Choudhary --- arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 73 ++++++++++++++++++++++ 1 file changed, 73 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi index fbf5ab94d785..975661948755 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi @@ -1749,4 +1749,77 @@ c71_3: dsp@67800000 { resets = <&k3_reset 40 1>; firmware-name = "j784s4-c71_3-fw"; }; + + mhdp: dp-bridge@a000000 { + compatible = "ti,j721e-mhdp8546"; + + reg = <0x0 0xa000000 0x0 0x30a00>, + <0x0 0x4f40000 0x0 0x20>; + reg-names = "mhdptx", "j721e-intg"; + + clocks = <&k3_clks 217 11>; + + interrupt-parent = <&gic500>; + interrupts = ; + + power-domains = <&k3_pds 217 TI_SCI_PD_EXCLUSIVE>; + + status = "disabled"; + + dp0_ports: ports { + #address-cells = <1>; + #size-cells = <0>; + }; + }; + + dss: dss@4a00000 { + compatible = "ti,j721e-dss"; + reg = <0x00 0x04a00000 0x00 0x10000>, /* common_m */ + <0x00 0x04a10000 0x00 0x10000>, /* common_s0*/ + <0x00 0x04b00000 0x00 0x10000>, /* common_s1*/ + <0x00 0x04b10000 0x00 0x10000>, /* common_s2*/ + <0x00 0x04a20000 0x00 0x10000>, /* vidl1 */ + <0x00 0x04a30000 0x00 0x10000>, /* vidl2 */ + <0x00 0x04a50000 0x00 0x10000>, /* vid1 */ + <0x00 0x04a60000 0x00 0x10000>, /* vid2 */ + <0x00 0x04a70000 0x00 0x10000>, /* ovr1 */ + <0x00 0x04a90000 0x00 0x10000>, /* ovr2 */ + <0x00 0x04ab0000 0x00 0x10000>, /* ovr3 */ + <0x00 0x04ad0000 0x00 0x10000>, /* ovr4 */ + <0x00 0x04a80000 0x00 0x10000>, /* vp1 */ + <0x00 0x04aa0000 0x00 0x10000>, /* vp1 */ + <0x00 0x04ac0000 0x00 0x10000>, /* vp1 */ + <0x00 0x04ae0000 0x00 0x10000>, /* vp4 */ + <0x00 0x04af0000 0x00 0x10000>; /* wb */ + + reg-names = "common_m", "common_s0", + "common_s1", "common_s2", + "vidl1", "vidl2","vid1","vid2", + "ovr1", "ovr2", "ovr3", "ovr4", + "vp1", "vp2", "vp3", "vp4", + "wb"; + + clocks = <&k3_clks 218 0>, + <&k3_clks 218 2>, + <&k3_clks 218 5>, + <&k3_clks 218 14>, + <&k3_clks 218 18>; + clock-names = "fck", "vp1", "vp2", "vp3", "vp4"; + + power-domains = <&k3_pds 218 TI_SCI_PD_EXCLUSIVE>; + + interrupts = , + , + , + ; + interrupt-names = "common_m", + "common_s0", + "common_s1", + "common_s2"; + + status = "disabled"; + + dss_ports: ports { + }; + }; };