From patchwork Fri Jul 28 05:08:58 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jayesh Choudhary X-Patchwork-Id: 127345 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:918b:0:b0:3e4:2afc:c1 with SMTP id s11csp235674vqg; Thu, 27 Jul 2023 23:36:40 -0700 (PDT) X-Google-Smtp-Source: APBJJlHdRqbkJ3XMTErEWx85Z25n1EQrT7QG5W/g/wO2oUAAdqUZAdHLkinft01/Yo/0ynsIISmo X-Received: by 2002:a05:6a20:2591:b0:12f:dc31:a71e with SMTP id k17-20020a056a20259100b0012fdc31a71emr1156624pzd.56.1690526199597; Thu, 27 Jul 2023 23:36:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1690526199; cv=none; d=google.com; s=arc-20160816; b=0TGHNm2Bv/sWo+Hrm9id6oYsPhTkz1LUJCTEuZFiiFz4GAT5RrPlg4LtneBoCWSGgR fhKRxuyhM0nqoscI7COhkbspWCeTiiw9vTXCNZBD1Nhhw3Hb5aa8y9npn2MUDbTXQ64G 4MbjlPgX8Tr+qwDB3DUh16Qvu9oWK1XVKKYjpLNjox1EQbVyPZX06iIH8LUDKianVO4h gWpaBqNo76O/l7ng6fV13XTQ8X4prz80RMGST/XlwqoTqU5cdYLcxoZyh0kGZaniWinM WBMDZcfL8k4BPAR4E0ohpm4s50MdtaJqpE1YLp67u0ZBtJBc0k/0yNldd+Oad3H3MIYO L0VA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=egh5GPFfU9rEvZZQyh2CAG1QHOlEyhHWchPte61+9P8=; fh=VbV9N1GPDHJSx1zSa94GedlkCyTWumT2e60pC/ah0HY=; b=K3i5DlWKyvBiipBWYH22NLoZhql0qjQCKtEm3hkZKj3JzX98QBcxtpoJZAC0+b5rfA HUNEP+1LIDG82sj13jYV2hnvAByOAjhmfv3s/TNM5r5hBzRKvrXgBGGmv8jFcEwqfxEv rEVZxCpOPbj7IMtELlxFkYuuTeLES+NX7mrodQ/8vbQlmAOLBMbO3O/qg7NaG7lwwIUo mNnYWmKa7PCwTqx2bTF5YXJ2Vsz1xOVqIkqCpq1RO/flRiNMGcn0tAA70egPm47MLodr V+EFJRvb48960x27g2KOjZ4ZoJVlQqiPgUHQkSFbKOQcc/YFAxvzIsR8hl9SU8P8kpRj mfHQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=JoXfJVWc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t71-20020a63814a000000b0053f29758cd1si1411679pgd.839.2023.07.27.23.36.26; Thu, 27 Jul 2023 23:36:39 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=JoXfJVWc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233373AbjG1FJ0 (ORCPT + 99 others); Fri, 28 Jul 2023 01:09:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55700 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233357AbjG1FJS (ORCPT ); Fri, 28 Jul 2023 01:09:18 -0400 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7CAB02D76; Thu, 27 Jul 2023 22:09:16 -0700 (PDT) Received: from fllv0035.itg.ti.com ([10.64.41.0]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 36S594i1097489; Fri, 28 Jul 2023 00:09:04 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1690520944; bh=egh5GPFfU9rEvZZQyh2CAG1QHOlEyhHWchPte61+9P8=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=JoXfJVWcduBiIvGYpQ3dCO0sUR6iaWBQqfiJbllfLiYif3aLMGJP7esTmVJgUwPyd Emgb0R9XooAx2NwYLJGddbKBYckrXSiPb2TIyeZbsoQt5zkfZycrmvp4sqKdca3Ax5 Of5hAV5ZotLobfT/9SgVKDB//ugNdIJt4qjHdQ+4= Received: from DLEE102.ent.ti.com (dlee102.ent.ti.com [157.170.170.32]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 36S594YJ008877 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Fri, 28 Jul 2023 00:09:04 -0500 Received: from DLEE108.ent.ti.com (157.170.170.38) by DLEE102.ent.ti.com (157.170.170.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Fri, 28 Jul 2023 00:09:04 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE108.ent.ti.com (157.170.170.38) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Fri, 28 Jul 2023 00:09:04 -0500 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 36S593L9128758; Fri, 28 Jul 2023 00:09:04 -0500 From: Jayesh Choudhary To: , , , CC: , , , , , , , , , , Subject: [PATCH v7 3/4] arm64: dts: ti: k3-j784s4-main: Add DSS and DP-bridge node Date: Fri, 28 Jul 2023 10:38:58 +0530 Message-ID: <20230728050859.7370-4-j-choudhary@ti.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230728050859.7370-1-j-choudhary@ti.com> References: <20230728050859.7370-1-j-choudhary@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF, RCVD_IN_DNSWL_BLOCKED,RCVD_IN_MSPIKE_H2,SPF_HELO_PASS,SPF_PASS, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1772645199976433993 X-GMAIL-MSGID: 1772645199976433993 From: Rahul T R Add DSS and DP-bridge node for J784S4 SoC. DSS IP in J784S4 is same as DSS IP in J721E, so same compatible is being used. The DP is Cadence MHDP8546. Signed-off-by: Rahul T R [j-choudhary@ti.com: move dss & mhdp node together in main, fix dss node] Signed-off-by: Jayesh Choudhary --- arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 73 ++++++++++++++++++++++ 1 file changed, 73 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi index fbf5ab94d785..975661948755 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi @@ -1749,4 +1749,77 @@ c71_3: dsp@67800000 { resets = <&k3_reset 40 1>; firmware-name = "j784s4-c71_3-fw"; }; + + mhdp: dp-bridge@a000000 { + compatible = "ti,j721e-mhdp8546"; + + reg = <0x0 0xa000000 0x0 0x30a00>, + <0x0 0x4f40000 0x0 0x20>; + reg-names = "mhdptx", "j721e-intg"; + + clocks = <&k3_clks 217 11>; + + interrupt-parent = <&gic500>; + interrupts = ; + + power-domains = <&k3_pds 217 TI_SCI_PD_EXCLUSIVE>; + + status = "disabled"; + + dp0_ports: ports { + #address-cells = <1>; + #size-cells = <0>; + }; + }; + + dss: dss@4a00000 { + compatible = "ti,j721e-dss"; + reg = <0x00 0x04a00000 0x00 0x10000>, /* common_m */ + <0x00 0x04a10000 0x00 0x10000>, /* common_s0*/ + <0x00 0x04b00000 0x00 0x10000>, /* common_s1*/ + <0x00 0x04b10000 0x00 0x10000>, /* common_s2*/ + <0x00 0x04a20000 0x00 0x10000>, /* vidl1 */ + <0x00 0x04a30000 0x00 0x10000>, /* vidl2 */ + <0x00 0x04a50000 0x00 0x10000>, /* vid1 */ + <0x00 0x04a60000 0x00 0x10000>, /* vid2 */ + <0x00 0x04a70000 0x00 0x10000>, /* ovr1 */ + <0x00 0x04a90000 0x00 0x10000>, /* ovr2 */ + <0x00 0x04ab0000 0x00 0x10000>, /* ovr3 */ + <0x00 0x04ad0000 0x00 0x10000>, /* ovr4 */ + <0x00 0x04a80000 0x00 0x10000>, /* vp1 */ + <0x00 0x04aa0000 0x00 0x10000>, /* vp1 */ + <0x00 0x04ac0000 0x00 0x10000>, /* vp1 */ + <0x00 0x04ae0000 0x00 0x10000>, /* vp4 */ + <0x00 0x04af0000 0x00 0x10000>; /* wb */ + + reg-names = "common_m", "common_s0", + "common_s1", "common_s2", + "vidl1", "vidl2","vid1","vid2", + "ovr1", "ovr2", "ovr3", "ovr4", + "vp1", "vp2", "vp3", "vp4", + "wb"; + + clocks = <&k3_clks 218 0>, + <&k3_clks 218 2>, + <&k3_clks 218 5>, + <&k3_clks 218 14>, + <&k3_clks 218 18>; + clock-names = "fck", "vp1", "vp2", "vp3", "vp4"; + + power-domains = <&k3_pds 218 TI_SCI_PD_EXCLUSIVE>; + + interrupts = , + , + , + ; + interrupt-names = "common_m", + "common_s0", + "common_s1", + "common_s2"; + + status = "disabled"; + + dss_ports: ports { + }; + }; };