From patchwork Fri Jul 14 12:24:40 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Huqiang Qin X-Patchwork-Id: 120472 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:a6b2:0:b0:3e4:2afc:c1 with SMTP id c18csp2483332vqm; Fri, 14 Jul 2023 05:58:25 -0700 (PDT) X-Google-Smtp-Source: APBJJlGazYIOI4qVr8xW8k0RvrSJ2R0iP88GYDcI1QGU4GsD4u/icODDBb51DgU6kXMI0ilXYqVN X-Received: by 2002:a05:6402:524e:b0:51d:cf7b:c9f0 with SMTP id t14-20020a056402524e00b0051dcf7bc9f0mr3902368edd.12.1689339504833; Fri, 14 Jul 2023 05:58:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1689339504; cv=none; d=google.com; s=arc-20160816; b=bfudAt5iuJQjua/e5OirVPi5Lld6CL9YALhJNOZzn4o806TvGJyYV/C1UEII0gvfci u9TruCcP9CODoqA4Btd+DdF3D7U45DRiXOsmVZWtBIhufRIhGNbk68gY6eIHy24LkOnw Wu9r3OsZN7gxzgGAohZL2TSTCxRA+J8x63U885ZcT2lbvZgCjdqs7/ZG/Ij4OBCsjYHq 9vA2Yx9mGzTk8pgXcteWd7vqvAcFuhEPege2LGlkPuF5+anZrhAWSzpeFHFG5tO2jpmd 4V43uP6LlTwLY475HKhHrmEgksoO/i2CnlvfoUdum7WX4flnSSws6aQrSYnTv3/Pu9P5 iE3A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=NN479lIWBj0asyTl9CZjBPQhaKTGDA7GKYPnvygYRMQ=; fh=AUKMIfxULl55XkFyPlia2FBK2wVT9g5Exjvm/k9fVXk=; b=Uklvs6LaaElm1/MC/Lk+MtQyS2gmWbYcQQugF/0N6l+8o5mUHmJtJytNXXHQqlPEVG V7AKBcWU55owUjTgOFvfbyIbRax7pzVFeyEnAzsdBegoQt6m1lOxmFya3bWUPQL5G1Ij n5sZVKLt2UomJUVvdn9sVwZ69BvoJsuXGZ16Acj0QYlt+BC95N1fYnn/ISHYMzeNuFYY b3IRJW3BGjL3xEovSXob+ubHlpo3fQt9VBzbJXCAvSutkrtBulCiYiPiuTT2latfxvUU BV0Ofa9uk4AsaF4rQCv9OI9Cio9VI/g1cHlezIi2iBeUdxFcbIcxlwpW35TJrmeSeVY2 C5VA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=amlogic.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id t20-20020a05640203d400b0051d9df5dd25si21313edw.97.2023.07.14.05.58.00; Fri, 14 Jul 2023 05:58:24 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=amlogic.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S235646AbjGNMaS (ORCPT + 99 others); Fri, 14 Jul 2023 08:30:18 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41452 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S235716AbjGNMaO (ORCPT ); Fri, 14 Jul 2023 08:30:14 -0400 Received: from mail-sh.amlogic.com (mail-sh.amlogic.com [58.32.228.43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9322A3C1D; Fri, 14 Jul 2023 05:29:01 -0700 (PDT) Received: from rd02-sz.amlogic.software (10.28.11.83) by mail-sh.amlogic.com (10.18.11.5) with Microsoft SMTP Server id 15.1.2507.13; Fri, 14 Jul 2023 20:24:45 +0800 From: Huqiang Qin To: , , , , , , , , , CC: , , , , , Huqiang Qin Subject: [PATCH V3 1/2] dt-bindings: pinctrl: Add compatibles for Amlogic C3 SoCs Date: Fri, 14 Jul 2023 20:24:40 +0800 Message-ID: <20230714122441.3098337-2-huqiang.qin@amlogic.com> X-Mailer: git-send-email 2.37.1 In-Reply-To: <20230714122441.3098337-1-huqiang.qin@amlogic.com> References: <20230714122441.3098337-1-huqiang.qin@amlogic.com> MIME-Version: 1.0 X-Originating-IP: [10.28.11.83] X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1771400860610740947 X-GMAIL-MSGID: 1771400860610740947 Add a new compatible name for Amlogic C3 pin controller, and add a new dt-binding header file which document the detail pin names. Signed-off-by: Huqiang Qin Reviewed-by: Rob Herring --- V1 -> V2: Unchanged. V2 -> V3: Updated commit message, and compatible are sorted alphabetically. .../pinctrl/amlogic,meson-pinctrl-a1.yaml | 1 + include/dt-bindings/gpio/amlogic-c3-gpio.h | 72 +++++++++++++++++++ 2 files changed, 73 insertions(+) create mode 100644 include/dt-bindings/gpio/amlogic-c3-gpio.h diff --git a/Documentation/devicetree/bindings/pinctrl/amlogic,meson-pinctrl-a1.yaml b/Documentation/devicetree/bindings/pinctrl/amlogic,meson-pinctrl-a1.yaml index 99080c9eaac3..f64efa7ade08 100644 --- a/Documentation/devicetree/bindings/pinctrl/amlogic,meson-pinctrl-a1.yaml +++ b/Documentation/devicetree/bindings/pinctrl/amlogic,meson-pinctrl-a1.yaml @@ -15,6 +15,7 @@ allOf: properties: compatible: enum: + - amlogic,c3-periphs-pinctrl - amlogic,meson-a1-periphs-pinctrl - amlogic,meson-s4-periphs-pinctrl diff --git a/include/dt-bindings/gpio/amlogic-c3-gpio.h b/include/dt-bindings/gpio/amlogic-c3-gpio.h new file mode 100644 index 000000000000..75c8da6f505f --- /dev/null +++ b/include/dt-bindings/gpio/amlogic-c3-gpio.h @@ -0,0 +1,72 @@ +/* SPDX-License-Identifier: (GPL-2.0-only OR MIT) */ +/* + * Copyright (c) 2021 Amlogic, Inc. All rights reserved. + * Author: Huqiang Qin + */ + +#ifndef _DT_BINDINGS_AMLOGIC_C3_GPIO_H +#define _DT_BINDINGS_AMLOGIC_C3_GPIO_H + +#define GPIOE_0 0 +#define GPIOE_1 1 +#define GPIOE_2 2 +#define GPIOE_3 3 +#define GPIOE_4 4 + +#define GPIOB_0 5 +#define GPIOB_1 6 +#define GPIOB_2 7 +#define GPIOB_3 8 +#define GPIOB_4 9 +#define GPIOB_5 10 +#define GPIOB_6 11 +#define GPIOB_7 12 +#define GPIOB_8 13 +#define GPIOB_9 14 +#define GPIOB_10 15 +#define GPIOB_11 16 +#define GPIOB_12 17 +#define GPIOB_13 18 +#define GPIOB_14 19 + +#define GPIOC_0 20 +#define GPIOC_1 21 +#define GPIOC_2 22 +#define GPIOC_3 23 +#define GPIOC_4 24 +#define GPIOC_5 25 +#define GPIOC_6 26 + +#define GPIOX_0 27 +#define GPIOX_1 28 +#define GPIOX_2 29 +#define GPIOX_3 30 +#define GPIOX_4 31 +#define GPIOX_5 32 +#define GPIOX_6 33 +#define GPIOX_7 34 +#define GPIOX_8 35 +#define GPIOX_9 36 +#define GPIOX_10 37 +#define GPIOX_11 38 +#define GPIOX_12 39 +#define GPIOX_13 40 + +#define GPIOD_0 41 +#define GPIOD_1 42 +#define GPIOD_2 43 +#define GPIOD_3 44 +#define GPIOD_4 45 +#define GPIOD_5 46 +#define GPIOD_6 47 + +#define GPIOA_0 48 +#define GPIOA_1 49 +#define GPIOA_2 50 +#define GPIOA_3 51 +#define GPIOA_4 52 +#define GPIOA_5 53 + +#define GPIO_TEST_N 54 + +#endif /* _DT_BINDINGS_AMLOGIC_C3_GPIO_H */