From patchwork Thu Jul 13 05:27:30 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Praveenkumar I X-Patchwork-Id: 119553 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:a6b2:0:b0:3e4:2afc:c1 with SMTP id c18csp1609861vqm; Wed, 12 Jul 2023 22:49:23 -0700 (PDT) X-Google-Smtp-Source: APBJJlFYWP4SQz/cxUXi78ylmwp7yPJFd60osspWpRkmnd+9uzwtd8Ah1cL8TJtTPsQOhYvacvko X-Received: by 2002:a05:6871:97:b0:1a9:71c3:b7c2 with SMTP id u23-20020a056871009700b001a971c3b7c2mr1032404oaa.50.1689227362989; Wed, 12 Jul 2023 22:49:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1689227362; cv=none; d=google.com; s=arc-20160816; b=UmYzn9PHQrndW7k5xn3UPDFi/+R0IheobyYqhAkAJ2O80oR3BuquwLTOR7yT+HcDf1 aSCiokSy/KJy1cFXPFhmxSN7FJxRt1zre7TIn9L6867b2jGx2ZrzwcY2IBZK4p1z0Hg3 VBdC5pMF/+dK/wD2sVCYPmyaduGk0cS0pW2cdOVDXdo46pXpZt00RFgUq1Qk3M8CauCL 6NYOsUSgU6lFGz8PuSqpt/KZWkJ10tj1CjONlw5RZ7fUD1Y3u/UQqEcfEP1w3kk5tjph MAmb/mcoAj4WxS1C7gwJuEgp60I0fDXz295a+0oZC8iTgdL3FR3BUuovTk0RfjWh5NDQ olnA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=u7b3IUZwGe7VX8j+t0qKQlQoBI9iFv7V8CWy5Ue2G/0=; fh=hGvN8g5Tc8XbSjS7FvrEf4ONBsfwZeApRyks9Y0cJkQ=; b=Anue4PxnW1v5l8R3u6KZR55K963SzKAd/f8IZzv0I1R7qYy4ZZtBZAzNHNyxb9E04O 8ruDI5Ln/zJa7beFAO1+m0KHGTlK8+xf+/lqMnKzjyrwnF6NvJ+W/wONDF+D8uEhKY9u yXfECvUD/vX9QwUrHZjClG4KlMgY97uTXdwW6jNn/2Dvep5fEMcW1uH9eTI67Lh2MKFu 7u0nM1gxtQsefgYTMW+c+9osPUikL4k+bBWOiuLMg8hLAbaaCnvQ4mWfdUKKT+J8McOa APgdeXBYC/aofl4yCsU4jMbv0V/Ua6ob7Q5t92wL1N7Hodgrdmoq3vg5ROqwNE9F2IOf 321A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=XOQFbYVc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id i4-20020a63e444000000b0054fd2a6c847si4543316pgk.766.2023.07.12.22.49.10; Wed, 12 Jul 2023 22:49:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@quicinc.com header.s=qcppdkim1 header.b=XOQFbYVc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=quicinc.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233952AbjGMF22 (ORCPT + 99 others); Thu, 13 Jul 2023 01:28:28 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:55344 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233931AbjGMF2Z (ORCPT ); Thu, 13 Jul 2023 01:28:25 -0400 Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B9946172C; Wed, 12 Jul 2023 22:28:19 -0700 (PDT) Received: from pps.filterd (m0279871.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.17.1.19/8.17.1.19) with ESMTP id 36D3dmkq015834; Thu, 13 Jul 2023 05:28:14 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-transfer-encoding : content-type; s=qcppdkim1; bh=u7b3IUZwGe7VX8j+t0qKQlQoBI9iFv7V8CWy5Ue2G/0=; b=XOQFbYVcoV+ruOTG3xtCUfMjb9MHF7BmDdnXCINLBCSyJJ+xlEk5E6Pr5uZcvy7vRWuj 14OaF3OcsklDOYwyCYLmj/xwu6jY0cIRvOeGWLaEaBpMEkbVFvO9CP42IDOCG8rs70/3 Q+oSIJnQ1f2l1DhgFrmGTyWOYOC8NybIjnEzS5Ic1A3uvMJmPVa47srY8r8dQ1TI2/3m ajpnUwp9omj3z1XbPfgkK4lO9MOWbcfRLa3crdDG7WW0UbIZnG377rDA1h6ipGRUIWW4 rUO9rCkOhX6PBv1NLX0c+2p+gBFTti/KTVGD/DejMzUnl5cvY0sqqeunYRh7Fv8pFUAt HQ== Received: from nalasppmta04.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3rt5r6gg16-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 13 Jul 2023 05:28:13 +0000 Received: from nalasex01c.na.qualcomm.com (nalasex01c.na.qualcomm.com [10.47.97.35]) by NALASPPMTA04.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id 36D5SC1x014540 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 13 Jul 2023 05:28:12 GMT Received: from hu-ipkumar-blr.qualcomm.com (10.80.80.8) by nalasex01c.na.qualcomm.com (10.47.97.35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1118.30; Wed, 12 Jul 2023 22:28:07 -0700 From: Praveenkumar I To: , , , , , , , , , , , , , , CC: Subject: [PATCH v3 3/5] arm64: dts: qcom: ipq5332: Add tsens node Date: Thu, 13 Jul 2023 10:57:30 +0530 Message-ID: <20230713052732.787853-4-quic_ipkumar@quicinc.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230713052732.787853-1-quic_ipkumar@quicinc.com> References: <20230713052732.787853-1-quic_ipkumar@quicinc.com> MIME-Version: 1.0 X-Originating-IP: [10.80.80.8] X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01c.na.qualcomm.com (10.47.97.35) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: qfLAUT1-Y-WYl15qZpoZxJh7FtT3Egjh X-Proofpoint-ORIG-GUID: qfLAUT1-Y-WYl15qZpoZxJh7FtT3Egjh X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.254,Aquarius:18.0.957,Hydra:6.0.591,FMLib:17.11.176.26 definitions=2023-07-13_02,2023-07-11_01,2023-05-22_02 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 spamscore=0 impostorscore=0 bulkscore=0 malwarescore=0 suspectscore=0 phishscore=0 priorityscore=1501 mlxlogscore=713 clxscore=1015 mlxscore=0 adultscore=0 lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1 engine=8.12.0-2305260000 definitions=main-2307130047 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_BLOCKED, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1771283271237605528 X-GMAIL-MSGID: 1771283271237605528 IPQ5332 has tsens v2.3.3 peripheral. This patch adds the tsense node with nvmem cells for calibration data. Signed-off-by: Praveenkumar I --- [v3]: Reordered device nodes according to the address. [v2]: Included qfprom nodes only for available sensors and removed the offset suffix. arch/arm64/boot/dts/qcom/ipq5332.dtsi | 66 +++++++++++++++++++++++++++ 1 file changed, 66 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/ipq5332.dtsi b/arch/arm64/boot/dts/qcom/ipq5332.dtsi index 8bfc2db44624..026f99fda00c 100644 --- a/arch/arm64/boot/dts/qcom/ipq5332.dtsi +++ b/arch/arm64/boot/dts/qcom/ipq5332.dtsi @@ -150,6 +150,46 @@ qfprom: efuse@a4000 { reg = <0x000a4000 0x721>; #address-cells = <1>; #size-cells = <1>; + + s11: s11@3a5 { + reg = <0x3a5 0x1>; + bits = <4 4>; + }; + + s12: s12@3a6 { + reg = <0x3a6 0x1>; + bits = <0 4>; + }; + + s13: s13@3a6 { + reg = <0x3a6 0x1>; + bits = <4 4>; + }; + + s14: s14@3ad { + reg = <0x3ad 0x2>; + bits = <7 4>; + }; + + s15: s15@3ae { + reg = <0x3ae 0x1>; + bits = <3 4>; + }; + + tsens_mode: mode@3e1 { + reg = <0x3e1 0x1>; + bits = <0 3>; + }; + + tsens_base0: base0@3e1 { + reg = <0x3e1 0x2>; + bits = <3 10>; + }; + + tsens_base1: base1@3e2 { + reg = <0x3e2 0x2>; + bits = <5 10>; + }; }; rng: rng@e3000 { @@ -159,6 +199,32 @@ rng: rng@e3000 { clock-names = "core"; }; + tsens: thermal-sensor@4a9000 { + compatible = "qcom,ipq5332-tsens"; + reg = <0x4a9000 0x1000>, + <0x4a8000 0x1000>; + nvmem-cells = <&tsens_mode>, + <&tsens_base0>, + <&tsens_base1>, + <&s11>, + <&s12>, + <&s13>, + <&s14>, + <&s15>; + nvmem-cell-names = "mode", + "base0", + "base1", + "s11", + "s12", + "s13", + "s14", + "s15"; + interrupts = ; + interrupt-names = "combined"; + #qcom,sensors = <5>; + #thermal-sensor-cells = <1>; + }; + tlmm: pinctrl@1000000 { compatible = "qcom,ipq5332-tlmm"; reg = <0x01000000 0x300000>;