Message ID | 20230710102712.155195-1-j-choudhary@ti.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9f45:0:b0:3ea:f831:8777 with SMTP id v5csp4934706vqx; Mon, 10 Jul 2023 03:55:26 -0700 (PDT) X-Google-Smtp-Source: APBJJlHR497mfavdJ2TuGBkwdmNzlMWlRlHfQyKrXtkSz84QinLVRoGXz4pNFQdcNeHRzc5oZUvv X-Received: by 2002:a17:906:10cb:b0:993:fa99:d7e0 with SMTP id v11-20020a17090610cb00b00993fa99d7e0mr4928767ejv.11.1688986526372; Mon, 10 Jul 2023 03:55:26 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1688986526; cv=none; d=google.com; s=arc-20160816; b=tbXLwqUN9WNggZ88XeQ2/uRlDEUyZXLFfuvr7h/nUy63Lnevbd5MhjavRAflQ4/T3A ct7e7KvBllU2n9xKxVFpKtV3OLP2rzk7pXgsmD6YYQFoeghHGrfQXJkTdqgoG5GI1t9S rwgfYVlM4Bd8B2g+EKwXwqB3T2Pykb9WfAbUGk1vWMPSixrE9YQDlQhUWciVUtxo+YUD D91FrVtqhEWG9TV1rHpBB7GeLJbMkmuUwoSSpxABizdwKkwIHYiMCgxxQxlHllKE6Vd/ Cm5ujuwkvDvVznaD88sFH0gj5cGeTqUEFGdFhV68TMRZ70YyaDugpsTAnqNVO9pOZ99y dkXg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=XCjojQmD3ORr6iKQRCwLRlcf2oumzBAdTIbrfEtuIo8=; fh=rXO0wtv/OIH6Ej8ozxfVwxXiBA+PWj4Zp6Ei4s0HNEM=; b=GaTxEMYhd2E7K34rc2NkAYK4hUMAkowjY7c3cNCrwtvKMWvU0pfxbsvLkjxbh28VJQ Es+7FRBbsomlSLtsAwGDyUz13THR6KtFVqs+7tiMuEbRhawAkr+/6RZVGS/7ii/b7ZBE CQsN6cBBJObgA2ZgUZnU8g/aDsvWzpC7Hbz0E6HvFgI0qYXIoSlmlVd51ItjZnWyzmL4 1ReKHAFNsziQrzSHIFsfe7Casxdcr2PW6BYhwa4fiJVB/e3wj3QrmtxbdMVHE8+irp3S 4t1NWU8J11+GJTkZTZ5bdJ7Kt5ogTVEDaB1FhjB3QetqQdLAbbUwiAVMFWlygwX4H8gc cVKQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=b6IXh+i9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id o12-20020a170906600c00b00988d908d1casi8918296ejj.482.2023.07.10.03.55.03; Mon, 10 Jul 2023 03:55:26 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=b6IXh+i9; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232873AbjGJK10 (ORCPT <rfc822;ybw1215001957@gmail.com> + 99 others); Mon, 10 Jul 2023 06:27:26 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38252 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229637AbjGJK1W (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Mon, 10 Jul 2023 06:27:22 -0400 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8D9F4AF; Mon, 10 Jul 2023 03:27:21 -0700 (PDT) Received: from fllv0034.itg.ti.com ([10.64.40.246]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 36AARD9E006556; Mon, 10 Jul 2023 05:27:13 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1688984833; bh=XCjojQmD3ORr6iKQRCwLRlcf2oumzBAdTIbrfEtuIo8=; h=From:To:CC:Subject:Date; b=b6IXh+i9E/RZyVJxOIFM4x+fjSGe/ABOVd0WbXQUB6LNlV1764Ljcu5PnooZxMzRX zfwmjq3bC4yxf8+VNFHS18yOPqPjZeDPqFXhV4TpXroTWc3V9j6XncvY4uGwzssgwL 55iGnNYUpV5Iql6m3zc+JFec+K61UY4j2jxUCU2M= Received: from DFLE105.ent.ti.com (dfle105.ent.ti.com [10.64.6.26]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 36AARDTU012762 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 10 Jul 2023 05:27:13 -0500 Received: from DFLE100.ent.ti.com (10.64.6.21) by DFLE105.ent.ti.com (10.64.6.26) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 10 Jul 2023 05:27:13 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DFLE100.ent.ti.com (10.64.6.21) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 10 Jul 2023 05:27:13 -0500 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 36AARCbK003111; Mon, 10 Jul 2023 05:27:12 -0500 From: Jayesh Choudhary <j-choudhary@ti.com> To: <peda@axentia.se>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org> CC: <devicetree@vger.kernel.org>, <linux-kernel@vger.kernel.org>, <s-vadapalli@ti.com>, <j-choudhary@ti.com> Subject: [PATCH] dt-bindings: ti-serdes-mux: Add defines for SERDES4 in J784S4 SoC Date: Mon, 10 Jul 2023 15:57:12 +0530 Message-ID: <20230710102712.155195-1-j-choudhary@ti.com> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1771030736206255444 X-GMAIL-MSGID: 1771030736206255444 |
Series |
dt-bindings: ti-serdes-mux: Add defines for SERDES4 in J784S4 SoC
|
|
Commit Message
Jayesh Choudhary
July 10, 2023, 10:27 a.m. UTC
SERDES4 has 4 lanes. Add lane definitions for it.
Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com>
---
include/dt-bindings/mux/ti-serdes.h | 20 ++++++++++++++++++++
1 file changed, 20 insertions(+)
Comments
On 10/07/2023 12:27, Jayesh Choudhary wrote: > SERDES4 has 4 lanes. Add lane definitions for it. > > Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com> > --- > include/dt-bindings/mux/ti-serdes.h | 20 ++++++++++++++++++++ Where are the users of this binding constants? IOW, why do you need to add these? I don't see users of existing constants either... Best regards, Krzysztof
Hello Krzysztof, On 10/07/23 17:11, Krzysztof Kozlowski wrote: > On 10/07/2023 12:27, Jayesh Choudhary wrote: >> SERDES4 has 4 lanes. Add lane definitions for it. >> >> Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com> >> --- >> include/dt-bindings/mux/ti-serdes.h | 20 ++++++++++++++++++++ > > Where are the users of this binding constants? IOW, why do you need to > add these? > > I don't see users of existing constants either... > These constants are propagated in the idle-state property for the mux-controller node (named serdes_ln_ctrl) usually in the final board dts files and occasionally in the main dtsi files for TI SoCs. -Jayesh
On 11/07/2023 07:55, Jayesh Choudhary wrote: > Hello Krzysztof, > > On 10/07/23 17:11, Krzysztof Kozlowski wrote: >> On 10/07/2023 12:27, Jayesh Choudhary wrote: >>> SERDES4 has 4 lanes. Add lane definitions for it. >>> >>> Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com> >>> --- >>> include/dt-bindings/mux/ti-serdes.h | 20 ++++++++++++++++++++ >> >> Where are the users of this binding constants? IOW, why do you need to >> add these? >> >> I don't see users of existing constants either... >> > > These constants are propagated in the idle-state property for the > mux-controller node (named serdes_ln_ctrl) usually in the final > board dts files and occasionally in the main dtsi files for TI SoCs. So they are not used. Do not add headers which are not used - neither to the kernel sources, nor to the DTSI. The header constants don't even look as suitable for bindings, although this is tricky to judge without users. Best regards, Krzysztof
On 11/07/23 11:34, Krzysztof Kozlowski wrote: > On 11/07/2023 07:55, Jayesh Choudhary wrote: >> Hello Krzysztof, >> >> On 10/07/23 17:11, Krzysztof Kozlowski wrote: >>> On 10/07/2023 12:27, Jayesh Choudhary wrote: >>>> SERDES4 has 4 lanes. Add lane definitions for it. >>>> >>>> Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com> >>>> --- >>>> include/dt-bindings/mux/ti-serdes.h | 20 ++++++++++++++++++++ >>> >>> Where are the users of this binding constants? IOW, why do you need to >>> add these? >>> >>> I don't see users of existing constants either... >>> >> >> These constants are propagated in the idle-state property for the >> mux-controller node (named serdes_ln_ctrl) usually in the final >> board dts files and occasionally in the main dtsi files for TI SoCs. > > So they are not used. 'They' as in SERDES4 definition or others as well?? Do not add headers which are not used - neither to > the kernel sources, nor to the DTSI. The header constants don't even > look as suitable for bindings, although this is tricky to judge without > users. > > Best regards, > Krzysztof >
On 11/07/2023 09:21, Jayesh Choudhary wrote: > > > On 11/07/23 11:34, Krzysztof Kozlowski wrote: >> On 11/07/2023 07:55, Jayesh Choudhary wrote: >>> Hello Krzysztof, >>> >>> On 10/07/23 17:11, Krzysztof Kozlowski wrote: >>>> On 10/07/2023 12:27, Jayesh Choudhary wrote: >>>>> SERDES4 has 4 lanes. Add lane definitions for it. >>>>> >>>>> Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com> >>>>> --- >>>>> include/dt-bindings/mux/ti-serdes.h | 20 ++++++++++++++++++++ >>>> >>>> Where are the users of this binding constants? IOW, why do you need to >>>> add these? >>>> >>>> I don't see users of existing constants either... >>>> >>> >>> These constants are propagated in the idle-state property for the >>> mux-controller node (named serdes_ln_ctrl) usually in the final >>> board dts files and occasionally in the main dtsi files for TI SoCs. >> >> So they are not used. > > 'They' as in SERDES4 definition or others as well?? I made quick greps and it seems that none of the defines - existing and new - are used. But here anyway we talk about this patch, which without users does not have any rationale. Best regards, Krzysztof
On 11/07/23 13:05, Krzysztof Kozlowski wrote: > On 11/07/2023 09:21, Jayesh Choudhary wrote: >> >> >> On 11/07/23 11:34, Krzysztof Kozlowski wrote: >>> On 11/07/2023 07:55, Jayesh Choudhary wrote: >>>> Hello Krzysztof, >>>> >>>> On 10/07/23 17:11, Krzysztof Kozlowski wrote: >>>>> On 10/07/2023 12:27, Jayesh Choudhary wrote: >>>>>> SERDES4 has 4 lanes. Add lane definitions for it. >>>>>> >>>>>> Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com> >>>>>> --- >>>>>> include/dt-bindings/mux/ti-serdes.h | 20 ++++++++++++++++++++ >>>>> >>>>> Where are the users of this binding constants? IOW, why do you need to >>>>> add these? >>>>> >>>>> I don't see users of existing constants either... >>>>> >>>> >>>> These constants are propagated in the idle-state property for the >>>> mux-controller node (named serdes_ln_ctrl) usually in the final >>>> board dts files and occasionally in the main dtsi files for TI SoCs. >>> >>> So they are not used. >> >> 'They' as in SERDES4 definition or others as well?? > > I made quick greps and it seems that none of the defines - existing and > new - are used. But here anyway we talk about this patch, which without > users does not have any rationale. These defines are yet to be added. For reference: https://lore.kernel.org/all/20230522092201.127598-3-s-vadapalli@ti.com/ SERDES4 by default is used for display but it can be configured for QSGMII too. There are users for that configuration as well. So it felt reasonable to add the definitions for SERDES4 which were missed earlier. Warm Regards, -Jayesh
diff --git a/include/dt-bindings/mux/ti-serdes.h b/include/dt-bindings/mux/ti-serdes.h index 669ca2d6abce..0d7aec677df9 100644 --- a/include/dt-bindings/mux/ti-serdes.h +++ b/include/dt-bindings/mux/ti-serdes.h @@ -179,4 +179,24 @@ #define J784S4_SERDES2_LANE3_IP3_UNUSED 0x2 #define J784S4_SERDES2_LANE3_IP4_UNUSED 0x3 +#define J784S4_SERDES4_LANE0_EDP_LANE0 0x0 +#define J784S4_SERDES4_LANE0_QSGMII_LANE5 0x1 +#define J784S4_SERDES4_LANE0_IP3_UNUSED 0x2 +#define J784S4_SERDES4_LANE0_IP4_UNUSED 0x3 + +#define J784S4_SERDES4_LANE1_EDP_LANE1 0x0 +#define J784S4_SERDES4_LANE1_QSGMII_LANE6 0x1 +#define J784S4_SERDES4_LANE1_IP3_UNUSED 0x2 +#define J784S4_SERDES4_LANE1_IP4_UNUSED 0x3 + +#define J784S4_SERDES4_LANE2_EDP_LANE2 0x0 +#define J784S4_SERDES4_LANE2_QSGMII_LANE7 0x1 +#define J784S4_SERDES4_LANE2_IP3_UNUSED 0x2 +#define J784S4_SERDES4_LANE2_IP4_UNUSED 0x3 + +#define J784S4_SERDES4_LANE3_EDP_LANE3 0x0 +#define J784S4_SERDES4_LANE3_QSGMII_LANE8 0x1 +#define J784S4_SERDES4_LANE3_USB 0x2 +#define J784S4_SERDES4_LANE3_IP4_UNUSED 0x3 + #endif /* _DT_BINDINGS_MUX_TI_SERDES */