From patchwork Mon Jul 10 10:17:04 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jayesh Choudhary X-Patchwork-Id: 117832 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9f45:0:b0:3ea:f831:8777 with SMTP id v5csp4928657vqx; Mon, 10 Jul 2023 03:41:21 -0700 (PDT) X-Google-Smtp-Source: APBJJlG6SYU8bGuUX6LP9IK/o0tc/vTMWTe3w5nLzxCAJr5BJy9K60b7OBkMCzhgBISmrlAZitUb X-Received: by 2002:aa7:88d1:0:b0:681:ee3c:c5fe with SMTP id k17-20020aa788d1000000b00681ee3cc5femr11070421pff.33.1688985681349; Mon, 10 Jul 2023 03:41:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1688985681; cv=none; d=google.com; s=arc-20160816; b=AwyY2vWhvkWWbShmUBzj+b2iCkDmoSF/jAVMA+zvkMCr42oqfDixQKbWuEZ3IK4e8h lwSQ93JIERRnDZtdUbthxkSTDH1TcHhLvF+ltpj1FUDGrNoRXBCl7NLxn+hkOM5I3vJz ZTPno9Wa5W9fANZ54fo89ID3/MESkT6hSK8gUhDE638XsOe3UckpWYy3lvIqkCOTJ4c1 Fizb//7UWkngXRcq265Ny0GxkHCxe5R2wNTkyfibcB7SW+JRj3UL33dIhp2N0ijDWdE5 LZUhqo/eMFmIZbh+CCQzb10YGYygqUlfadmdz9152Lqyfr8VIGqiHgITwpzNdEXP5njp ZArg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=YfGA06Ytjuc+Efhhr4gnzT1Yl1smQgfm20kehMkp5rA=; fh=uedaQHy5phy8YnGk/hWRkPjhfKGNuhFMTlP3LsC7nA4=; b=Sq+vMANjWY7Zyo4WVcOhQK2AlOp0Sl04nmvTHDB2vAHKlEqlSE/glM/1FNEp3SDy+K 0jNriFUj4TaHRrePeUCb1kinmu0zOHuzzJytjl8XLAkWbDeO3INpPKs7XHxmBHc6h8gH 8m6fE9BSgm28eLBysupUoicAqbFtoE1F62sphdhcM1H2xZjVsw6kzbl6nPz7VuEjQ7Vc GdrBXM78aL11pBSUUbY0kmR9svGUKF+DKgUcwPEFf8KOlQJTSgjMmczjZWJulRDwuLW+ kEczkMAETAOAdvuNM5RI7j8RKePB6dhWX+kH0z7opvXfGIU/OtUF+7I80MPgWaJ/bByT TA3A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=zQAdmaHE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id u189-20020a6385c6000000b0054ff40bf1ccsi9024473pgd.702.2023.07.10.03.41.08; Mon, 10 Jul 2023 03:41:21 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=zQAdmaHE; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233387AbjGJKRm (ORCPT + 99 others); Mon, 10 Jul 2023 06:17:42 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:57042 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230167AbjGJKRZ (ORCPT ); Mon, 10 Jul 2023 06:17:25 -0400 Received: from lelv0143.ext.ti.com (lelv0143.ext.ti.com [198.47.23.248]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 765F0E69; Mon, 10 Jul 2023 03:17:18 -0700 (PDT) Received: from fllv0034.itg.ti.com ([10.64.40.246]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 36AAHCTG069113; Mon, 10 Jul 2023 05:17:12 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1688984232; bh=YfGA06Ytjuc+Efhhr4gnzT1Yl1smQgfm20kehMkp5rA=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=zQAdmaHErHm5RcQlvFxoX5tptfC+G9MhHu/rykazI248EM8ILCofKm5lgJvPYXZY7 GG2VPLgviT9fPI8g/4Tc1bsxyjuB5KRWTUA/vXi9IIcDlsU61d9PJoGO5bYhbVcGXN 5u2k+Iz/IGVsrPhPfoaGkfdEX/k1pPb8l/oDNgtI= Received: from DLEE109.ent.ti.com (dlee109.ent.ti.com [157.170.170.41]) by fllv0034.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 36AAHCNl007501 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Mon, 10 Jul 2023 05:17:12 -0500 Received: from DLEE106.ent.ti.com (157.170.170.36) by DLEE109.ent.ti.com (157.170.170.41) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Mon, 10 Jul 2023 05:17:12 -0500 Received: from fllv0040.itg.ti.com (10.64.41.20) by DLEE106.ent.ti.com (157.170.170.36) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Mon, 10 Jul 2023 05:17:12 -0500 Received: from localhost (ileaxei01-snat.itg.ti.com [10.180.69.5]) by fllv0040.itg.ti.com (8.15.2/8.15.2) with ESMTP id 36AAHBPF038691; Mon, 10 Jul 2023 05:17:12 -0500 From: Jayesh Choudhary To: , CC: , , , , , , , , Subject: [PATCH v5 4/5] arm64: dts: ti: k3-j784s4-main: Add DSS and DP-bridge node Date: Mon, 10 Jul 2023 15:47:04 +0530 Message-ID: <20230710101705.154119-5-j-choudhary@ti.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230710101705.154119-1-j-choudhary@ti.com> References: <20230710101705.154119-1-j-choudhary@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF, RCVD_IN_DNSWL_BLOCKED,SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: INBOX X-GMAIL-THRID: 1771029849430323802 X-GMAIL-MSGID: 1771029849430323802 From: Rahul T R Add DSS and DP-bridge node for J784S4 SoC. DSS IP in J784S4 is same as DSS IP in J721E, so same compatible is being used. The DP is Cadence MHDP8546. Signed-off-by: Rahul T R [j-choudhary@ti.com: move dss & mhdp node together in main, fix dss node] Signed-off-by: Jayesh Choudhary --- arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi | 73 ++++++++++++++++++++++ 1 file changed, 73 insertions(+) diff --git a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi index 151921f73848..d6adab15e25e 100644 --- a/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi +++ b/arch/arm64/boot/dts/ti/k3-j784s4-main.dtsi @@ -1799,4 +1799,77 @@ c71_3: dsp@67800000 { resets = <&k3_reset 40 1>; firmware-name = "j784s4-c71_3-fw"; }; + + mhdp: dp-bridge@a000000 { + compatible = "ti,j721e-mhdp8546"; + + reg = <0x0 0xa000000 0x0 0x30a00>, + <0x0 0x4f40000 0x0 0x20>; + reg-names = "mhdptx", "j721e-intg"; + + clocks = <&k3_clks 217 11>; + + interrupt-parent = <&gic500>; + interrupts = ; + + power-domains = <&k3_pds 217 TI_SCI_PD_EXCLUSIVE>; + + status = "disabled"; + + dp0_ports: ports { + #address-cells = <1>; + #size-cells = <0>; + }; + }; + + dss: dss@4a00000 { + compatible = "ti,j721e-dss"; + reg = <0x00 0x04a00000 0x00 0x10000>, /* common_m */ + <0x00 0x04a10000 0x00 0x10000>, /* common_s0*/ + <0x00 0x04b00000 0x00 0x10000>, /* common_s1*/ + <0x00 0x04b10000 0x00 0x10000>, /* common_s2*/ + <0x00 0x04a20000 0x00 0x10000>, /* vidl1 */ + <0x00 0x04a30000 0x00 0x10000>, /* vidl2 */ + <0x00 0x04a50000 0x00 0x10000>, /* vid1 */ + <0x00 0x04a60000 0x00 0x10000>, /* vid2 */ + <0x00 0x04a70000 0x00 0x10000>, /* ovr1 */ + <0x00 0x04a90000 0x00 0x10000>, /* ovr2 */ + <0x00 0x04ab0000 0x00 0x10000>, /* ovr3 */ + <0x00 0x04ad0000 0x00 0x10000>, /* ovr4 */ + <0x00 0x04a80000 0x00 0x10000>, /* vp1 */ + <0x00 0x04aa0000 0x00 0x10000>, /* vp1 */ + <0x00 0x04ac0000 0x00 0x10000>, /* vp1 */ + <0x00 0x04ae0000 0x00 0x10000>, /* vp4 */ + <0x00 0x04af0000 0x00 0x10000>; /* wb */ + + reg-names = "common_m", "common_s0", + "common_s1", "common_s2", + "vidl1", "vidl2","vid1","vid2", + "ovr1", "ovr2", "ovr3", "ovr4", + "vp1", "vp2", "vp3", "vp4", + "wb"; + + clocks = <&k3_clks 218 0>, + <&k3_clks 218 2>, + <&k3_clks 218 5>, + <&k3_clks 218 14>, + <&k3_clks 218 18>; + clock-names = "fck", "vp1", "vp2", "vp3", "vp4"; + + power-domains = <&k3_pds 218 TI_SCI_PD_EXCLUSIVE>; + + interrupts = , + , + , + ; + interrupt-names = "common_m", + "common_s0", + "common_s1", + "common_s2"; + + status = "disabled"; + + dss_ports: ports { + }; + }; };