From patchwork Tue Jul 4 06:46:06 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Xingyu Wu X-Patchwork-Id: 115581 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9f45:0:b0:3ea:f831:8777 with SMTP id v5csp1023722vqx; Tue, 4 Jul 2023 00:01:59 -0700 (PDT) X-Google-Smtp-Source: APBJJlGmL+9ctTpyW3lcxKNQ8/Be7jBDG97FmMAKt4T+0mce4j37wsJiELj6f8iagOCrf8Qv1h2C X-Received: by 2002:a17:903:1210:b0:1b8:e41:f43f with SMTP id l16-20020a170903121000b001b80e41f43fmr15758293plh.27.1688454119311; Tue, 04 Jul 2023 00:01:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1688454119; cv=none; d=google.com; s=arc-20160816; b=KNhynchuJjsh6n+tNFfvSjaTl1BdTgVTx39NCSFbi4TvrYspvWImpqnQ9qDyvhDiGS EDO3lvi9Zzjpxv4gmPNMc/LynPP1e50mbYxuOsIPUrlCJq0b/6q5ekeOndsbfFqNP/uQ EIvGpmGc7IEPEJBxD4e+WoO2XZ65clFRbKXaz65omsKaC8QDgrsKar4tIS7gg7eU/pXQ RiU//upSbq4XMHIw+SIrTP7OljCHbxAR3CwNHArKXL1ci7SR+bKLf3APsi9YQfYMAy+d Pm7D64CWOP96j3ksFUXOHMKZ79lE2umiLg/RrEmTE1WM9LuW7VY6vHYzB1EiwuKMEr0s IEUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=lM6urW7mIaidJY2oPFtB5U+438XmKti/9EZOlSCoVEI=; fh=bO0lyCpGdMRsyk4A5AR7qGoLpbBaIJeTbIlSNG9VSf0=; b=RjzM2h6DcWHCdOnuRxd/5IM67pSK9hAq2N9z8dUz+K5qUrTywUH0mE6el7osic8h6h 9eSY+gudYWnNVdpZUEzqqx2iVDKQhk6sQyjgkHv8G6c5OiUcPNAzMGuAz1fZT4UjWWKA G1u3xgNyFM+8NKkiDibGjp9ZY8388tmsnipR0LEUEzqQ0s5/jBgbAQjq6o5bWseKY4bJ znajC/2VkaxyZWRQybE+ZMp7H5mf/DpthcbYU/JO2fbOzmrJDinKUYR5OA9lAAJa36SU 6z8qVB2y1Ex8v70r7pniPDqLm/aQ8HIa8rbLMWoJdiEEC1n4p394/q/2BPgyYmcscDBj lqpA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id n2-20020a170902d2c200b001b8664a2b6dsi9825259plc.639.2023.07.04.00.01.44; Tue, 04 Jul 2023 00:01:59 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231349AbjGDGty convert rfc822-to-8bit (ORCPT + 99 others); Tue, 4 Jul 2023 02:49:54 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:59642 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231233AbjGDGt3 (ORCPT ); Tue, 4 Jul 2023 02:49:29 -0400 Received: from ex01.ufhost.com (ex01.ufhost.com [61.152.239.75]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8670910D0; Mon, 3 Jul 2023 23:49:20 -0700 (PDT) Received: from EXMBX166.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX166", Issuer "EXMBX166" (not verified)) by ex01.ufhost.com (Postfix) with ESMTP id 4B40324E284; Tue, 4 Jul 2023 14:49:18 +0800 (CST) Received: from EXMBX061.cuchost.com (172.16.6.61) by EXMBX166.cuchost.com (172.16.6.76) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Tue, 4 Jul 2023 14:49:18 +0800 Received: from localhost.localdomain (113.72.144.31) by EXMBX061.cuchost.com (172.16.6.61) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Tue, 4 Jul 2023 14:49:17 +0800 From: Xingyu Wu To: , , "Michael Turquette" , Stephen Boyd , "Rob Herring" , Krzysztof Kozlowski , Philipp Zabel , Conor Dooley , Emil Renner Berthing CC: Paul Walmsley , Palmer Dabbelt , Albert Ou , Hal Feng , Xingyu Wu , "William Qiu" , , Subject: [RESEND PATCH v6 3/7] dt-bindings: clock: jh7110-syscrg: Add PLL clock inputs Date: Tue, 4 Jul 2023 14:46:06 +0800 Message-ID: <20230704064610.292603-4-xingyu.wu@starfivetech.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230704064610.292603-1-xingyu.wu@starfivetech.com> References: <20230704064610.292603-1-xingyu.wu@starfivetech.com> MIME-Version: 1.0 X-Originating-IP: [113.72.144.31] X-ClientProxiedBy: EXCAS062.cuchost.com (172.16.6.22) To EXMBX061.cuchost.com (172.16.6.61) X-YovoleRuleAgent: yovoleflag X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1770472466519020390?= X-GMAIL-MSGID: =?utf-8?q?1770472466519020390?= Add PLL clock inputs from PLL clock generator. Signed-off-by: Xingyu Wu Reviewed-by: Conor Dooley Reviewed-by: Emil Renner Berthing --- .../bindings/clock/starfive,jh7110-syscrg.yaml | 18 ++++++++++++++++-- 1 file changed, 16 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/starfive,jh7110-syscrg.yaml b/Documentation/devicetree/bindings/clock/starfive,jh7110-syscrg.yaml index 84373ae31644..5ba0a885aa80 100644 --- a/Documentation/devicetree/bindings/clock/starfive,jh7110-syscrg.yaml +++ b/Documentation/devicetree/bindings/clock/starfive,jh7110-syscrg.yaml @@ -27,6 +27,9 @@ properties: - description: External I2S RX left/right channel clock - description: External TDM clock - description: External audio master clock + - description: PLL0 + - description: PLL1 + - description: PLL2 - items: - description: Main Oscillator (24 MHz) @@ -38,6 +41,9 @@ properties: - description: External I2S RX left/right channel clock - description: External TDM clock - description: External audio master clock + - description: PLL0 + - description: PLL1 + - description: PLL2 clock-names: oneOf: @@ -52,6 +58,9 @@ properties: - const: i2srx_lrck_ext - const: tdm_ext - const: mclk_ext + - const: pll0_out + - const: pll1_out + - const: pll2_out - items: - const: osc @@ -63,6 +72,9 @@ properties: - const: i2srx_lrck_ext - const: tdm_ext - const: mclk_ext + - const: pll0_out + - const: pll1_out + - const: pll2_out '#clock-cells': const: 1 @@ -93,12 +105,14 @@ examples: <&gmac1_rgmii_rxin>, <&i2stx_bclk_ext>, <&i2stx_lrck_ext>, <&i2srx_bclk_ext>, <&i2srx_lrck_ext>, - <&tdm_ext>, <&mclk_ext>; + <&tdm_ext>, <&mclk_ext>, + <&pllclk 0>, <&pllclk 1>, <&pllclk 2>; clock-names = "osc", "gmac1_rmii_refin", "gmac1_rgmii_rxin", "i2stx_bclk_ext", "i2stx_lrck_ext", "i2srx_bclk_ext", "i2srx_lrck_ext", - "tdm_ext", "mclk_ext"; + "tdm_ext", "mclk_ext", + "pll0_out", "pll1_out", "pll2_out"; #clock-cells = <1>; #reset-cells = <1>; };