From patchwork Tue Jul 4 02:02:33 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Xingyu Wu X-Patchwork-Id: 115541 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:9f45:0:b0:3ea:f831:8777 with SMTP id v5csp915580vqx; Mon, 3 Jul 2023 19:07:35 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7RUl5/xP4hhWRYH8kfuP5HN4lg4weX2WCCgVv2XNxruNzV9yOlfLdKdTLjBSCMWP40PUkI X-Received: by 2002:a05:6830:114d:b0:6b7:50d7:111f with SMTP id x13-20020a056830114d00b006b750d7111fmr13025848otq.18.1688436454985; Mon, 03 Jul 2023 19:07:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1688436454; cv=none; d=google.com; s=arc-20160816; b=jwgMBwHPlerPSIE/kWTbWTq/BAuPvBwycP7Hp9kk2JqwPl3w4yMbvVNt8rbh6SK3eD N03uv93RQVW73CtwlcOHSaMTPqGdFs8u0VTcfdwK5wc1+QnfBnGkXrN4ki/tIrlo3HGc oXbi2eoM0eAkORDR1LFIXdCiTmlCqm2p3CTAOfpqrBRAwLfxnigordq8RyBPvplHMoxj SGfA9GyEjtX8tbRQMdirA41EphzejbatXLyu/ASlyicBD2tiGVFbHwPEHYcbn4JdBasA 3MmR+Jrs+E8Huo/yEoNojtCwvplDzRcJ4TyzWhr61Nd7K5yxFUZpCfiYvqBS0G1raDv6 faRQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=eX8TJ48WrpN9T1o8dEU5rDQ8g65ALcZ9/uM7306XLrw=; fh=bO0lyCpGdMRsyk4A5AR7qGoLpbBaIJeTbIlSNG9VSf0=; b=CFM2nE1+1WbYg0lDhnRKi6bM9fmLT7sH1eIXih0Clwe1hHNfHfgcpVlQtyNy3T18r7 nGE/+7xXWXjJkbJvUWUyxfeHA5zl2qfKTIzmfFAR1qZzX/XRFA0hA/+ArqHUMKaQnEfL 7SN0FWnGyck1ZqsFdfbUdKO673XdHKgoFyTeXPPvZjil/MU0OM2913z5JQLmCVXNELrS 3m26to0EikEmGElpU7RzBZ20SXdsx5suKiZboTxJ06TjMh7rg7QwUsv3YUAJMjwmYnSy 4I9fJ687PZ9DmO4ribciGwWvGV/+glqUTeuSdAxKi1DZWqmssIVcR5Ps6SYvbCKDV7ik 7F2w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id pc4-20020a17090b3b8400b0025bcbba10c6si21492552pjb.85.2023.07.03.19.07.20; Mon, 03 Jul 2023 19:07:34 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231373AbjGDCC6 convert rfc822-to-8bit (ORCPT + 99 others); Mon, 3 Jul 2023 22:02:58 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52346 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229504AbjGDCCy (ORCPT ); Mon, 3 Jul 2023 22:02:54 -0400 Received: from fd01.gateway.ufhost.com (fd01.gateway.ufhost.com [61.152.239.71]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id BE739E7B; Mon, 3 Jul 2023 19:02:49 -0700 (PDT) Received: from EXMBX166.cuchost.com (unknown [175.102.18.54]) (using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits)) (Client CN "EXMBX166", Issuer "EXMBX166" (not verified)) by fd01.gateway.ufhost.com (Postfix) with ESMTP id F189780B2; Tue, 4 Jul 2023 10:02:42 +0800 (CST) Received: from EXMBX061.cuchost.com (172.16.6.61) by EXMBX166.cuchost.com (172.16.6.76) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Tue, 4 Jul 2023 10:02:42 +0800 Received: from localhost.localdomain (113.72.144.31) by EXMBX061.cuchost.com (172.16.6.61) with Microsoft SMTP Server (TLS) id 15.0.1497.42; Tue, 4 Jul 2023 10:02:41 +0800 From: Xingyu Wu To: , , "Michael Turquette" , Stephen Boyd , "Rob Herring" , Krzysztof Kozlowski , Philipp Zabel , Conor Dooley , Emil Renner Berthing CC: Paul Walmsley , Palmer Dabbelt , Albert Ou , Hal Feng , Xingyu Wu , "William Qiu" , , Subject: [PATCH v6 1/7] dt-bindings: clock: Add StarFive JH7110 PLL clock generator Date: Tue, 4 Jul 2023 10:02:33 +0800 Message-ID: <20230704020239.288500-2-xingyu.wu@starfivetech.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230704020239.288500-1-xingyu.wu@starfivetech.com> References: <20230704020239.288500-1-xingyu.wu@starfivetech.com> MIME-Version: 1.0 X-Originating-IP: [113.72.144.31] X-ClientProxiedBy: EXCAS062.cuchost.com (172.16.6.22) To EXMBX061.cuchost.com (172.16.6.61) X-YovoleRuleAgent: yovoleflag X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_PASS, SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1770453944535473881?= X-GMAIL-MSGID: =?utf-8?q?1770453944535473881?= Add bindings for the PLL clock generator on the JH7110 RISC-V SoC. Reviewed-by: Conor Dooley Reviewed-by: Krzysztof Kozlowski Signed-off-by: Xingyu Wu --- .../bindings/clock/starfive,jh7110-pll.yaml | 46 +++++++++++++++++++ .../dt-bindings/clock/starfive,jh7110-crg.h | 6 +++ 2 files changed, 52 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/starfive,jh7110-pll.yaml diff --git a/Documentation/devicetree/bindings/clock/starfive,jh7110-pll.yaml b/Documentation/devicetree/bindings/clock/starfive,jh7110-pll.yaml new file mode 100644 index 000000000000..beb78add5a8d --- /dev/null +++ b/Documentation/devicetree/bindings/clock/starfive,jh7110-pll.yaml @@ -0,0 +1,46 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/clock/starfive,jh7110-pll.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: StarFive JH7110 PLL Clock Generator + +description: + These PLLs are high speed, low jitter frequency synthesizers in JH7110. + Each PLL works in integer mode or fraction mode, with configuration + registers in the sys syscon. So the PLLs node should be a child of + SYS-SYSCON node. + The formula for calculating frequency is + Fvco = Fref * (NI + NF) / M / Q1 + +maintainers: + - Xingyu Wu + +properties: + compatible: + const: starfive,jh7110-pll + + clocks: + maxItems: 1 + description: Main Oscillator (24 MHz) + + '#clock-cells': + const: 1 + description: + See for valid indices. + +required: + - compatible + - clocks + - '#clock-cells' + +additionalProperties: false + +examples: + - | + clock-controller { + compatible = "starfive,jh7110-pll"; + clocks = <&osc>; + #clock-cells = <1>; + }; diff --git a/include/dt-bindings/clock/starfive,jh7110-crg.h b/include/dt-bindings/clock/starfive,jh7110-crg.h index 06257bfd9ac1..086a6ddcf380 100644 --- a/include/dt-bindings/clock/starfive,jh7110-crg.h +++ b/include/dt-bindings/clock/starfive,jh7110-crg.h @@ -6,6 +6,12 @@ #ifndef __DT_BINDINGS_CLOCK_STARFIVE_JH7110_CRG_H__ #define __DT_BINDINGS_CLOCK_STARFIVE_JH7110_CRG_H__ +/* PLL clocks */ +#define JH7110_CLK_PLL0_OUT 0 +#define JH7110_CLK_PLL1_OUT 1 +#define JH7110_CLK_PLL2_OUT 2 +#define JH7110_PLLCLK_END 3 + /* SYSCRG clocks */ #define JH7110_SYSCLK_CPU_ROOT 0 #define JH7110_SYSCLK_CPU_CORE 1