From patchwork Sat Jun 24 00:41:00 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Marijn Suijten X-Patchwork-Id: 112389 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp6126586vqr; Fri, 23 Jun 2023 17:42:37 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5DR6+e84cst25qo75e9Vujj2jkIZYoWU4z3RTHo49rV/0gHdHfLQ+fJP+b9+AUx5S+8Ltv X-Received: by 2002:a05:620a:424f:b0:765:5560:ebce with SMTP id w15-20020a05620a424f00b007655560ebcemr2112353qko.33.1687567357623; Fri, 23 Jun 2023 17:42:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1687567357; cv=none; d=google.com; s=arc-20160816; b=ZebwCEoGw6TK412/M6mExrs+wobM7+K2s8vI/PoFopRxd70nfphJUlczd5st3osewy lKKrcIHWrMCdpQmEs6v5DcpftHgOY+4oR3GjcOtKSEHMJGNcbn3rOrCnAZFGA1h3/Kon Xc+sKzr4U6ftTCgJqwFDC+oHQtYNRllNhP7pj/YRNAl+F021mNajDEbI8zGYgZgIvy1y LvbSh8Az98Jsjsm/15XtXRA8ozLmCw6i6I+IwCV++2Qb0awvRKX2WGHl35fUNRyuN0bb 721OnnIWd+qyrUhwJyX+mqByr/QnW47g2JsOwWUCVw2GyLyHNwJPvLWKbFe4t723y08H Vb7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from; bh=AOeXABC/5pk23q5gJPW/TA6hyX5xxdQXF7u0r1o5UDM=; fh=OfzUp+OcwbFUfZC2mGhS6GGXsXqM7NhjMWKyOt4HPQU=; b=FYHZ8E9HKJoNNmQYjHZv+/hFzsN4YT7/dQR4ANK6FmM21i75vyeb97cRc24A6CIwIY JwGajiFnNNtCa4Q1XcQmaI8TkZ5ypdimpJhuV8V1IqA1IaX8soKAvOgwyWRFzb4quGgL m5zPCxJuC8VlybzW8gVUYgmp/0QKuUEwygV409oDcW6tx7dM+pxsWwR/Doc8Zs2M2/1r j9srhS1SnE1MGiEBcGzj8DyP5NV9Fw4QKWZqczrUTsIP0lgVNAm+E7Nw+dJiN/g9ui+F 45901HTawDG36qSwLg5CAVi2DN8BNftiCB2tsykJzMPiuA1iF2wsMMxpECFfH3zQT9zN KVhw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id g3-20020a63e603000000b005503f26673dsi535425pgh.230.2023.06.23.17.42.24; Fri, 23 Jun 2023 17:42:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232083AbjFXAlU (ORCPT + 99 others); Fri, 23 Jun 2023 20:41:20 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42494 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231770AbjFXAlJ (ORCPT ); Fri, 23 Jun 2023 20:41:09 -0400 Received: from relay06.th.seeweb.it (relay06.th.seeweb.it [5.144.164.167]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 686382949 for ; Fri, 23 Jun 2023 17:41:05 -0700 (PDT) Received: from Marijn-Arch-PC.localdomain (94-211-6-86.cable.dynamic.v4.ziggo.nl [94.211.6.86]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (2048 bits) server-digest SHA256) (No client certificate requested) by m-r2.th.seeweb.it (Postfix) with ESMTPSA id 57A103F7AB; Sat, 24 Jun 2023 02:41:03 +0200 (CEST) From: Marijn Suijten Date: Sat, 24 Jun 2023 02:41:00 +0200 Subject: [PATCH 02/15] dt-bindings: clock: qcom,dispcc-sm6125: Remove unused GCC_DISP_AHB_CLK MIME-Version: 1.0 Message-Id: <20230624-sm6125-dpu-v1-2-1d5a638cebf2@somainline.org> References: <20230624-sm6125-dpu-v1-0-1d5a638cebf2@somainline.org> In-Reply-To: <20230624-sm6125-dpu-v1-0-1d5a638cebf2@somainline.org> To: Andy Gross , Bjorn Andersson , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Michael Turquette , Stephen Boyd , Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , David Airlie , Daniel Vetter , Krishna Manikandan Cc: ~postmarketos/upstreaming@lists.sr.ht, AngeloGioacchino Del Regno , Konrad Dybcio , Martin Botka , Jami Kettunen , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Krzysztof Kozlowski , linux-clk@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, Lux Aliaga , Marijn Suijten X-Mailer: b4 0.12.2 X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1769542629911326753?= X-GMAIL-MSGID: =?utf-8?q?1769542629911326753?= The downsteam driver for dispcc only ever gets and puts this clock without ever using it in the clocktree; this unnecessary workaround was never ported to mainline, hence the driver doesn't consume this clock and shouldn't be required by the bindings. Fixes: 8397c9c0c26b ("dt-bindings: clock: add QCOM SM6125 display clock bindings") Signed-off-by: Marijn Suijten Reviewed-by: Krzysztof Kozlowski --- Documentation/devicetree/bindings/clock/qcom,dispcc-sm6125.yaml | 8 ++------ 1 file changed, 2 insertions(+), 6 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/qcom,dispcc-sm6125.yaml b/Documentation/devicetree/bindings/clock/qcom,dispcc-sm6125.yaml index 8a210c4c5f82..2acf487d8a2f 100644 --- a/Documentation/devicetree/bindings/clock/qcom,dispcc-sm6125.yaml +++ b/Documentation/devicetree/bindings/clock/qcom,dispcc-sm6125.yaml @@ -28,7 +28,6 @@ properties: - description: Pixel clock from DSI PHY1 - description: Link clock from DP PHY - description: VCO DIV clock from DP PHY - - description: AHB config clock from GCC clock-names: items: @@ -38,7 +37,6 @@ properties: - const: dsi1_phy_pll_out_dsiclk - const: dp_phy_pll_link_clk - const: dp_phy_pll_vco_div_clk - - const: cfg_ahb_clk '#clock-cells': const: 1 @@ -71,15 +69,13 @@ examples: <&dsi0_phy 1>, <&dsi1_phy 1>, <&dp_phy 0>, - <&dp_phy 1>, - <&gcc GCC_DISP_AHB_CLK>; + <&dp_phy 1>; clock-names = "bi_tcxo", "dsi0_phy_pll_out_byteclk", "dsi0_phy_pll_out_dsiclk", "dsi1_phy_pll_out_dsiclk", "dp_phy_pll_link_clk", - "dp_phy_pll_vco_div_clk", - "cfg_ahb_clk"; + "dp_phy_pll_vco_div_clk"; #clock-cells = <1>; #power-domain-cells = <1>; };