From patchwork Fri Jun 23 20:30:18 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Varshini Rajendran X-Patchwork-Id: 112274 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp6030548vqr; Fri, 23 Jun 2023 13:45:00 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5j3HjD0UiIobEEPLMxkXi+D1zLb3+7ZMeyMt1O0H/zhU29xKhy4yGLmjWOuhHboZb1Mm9l X-Received: by 2002:a05:6a00:9a8:b0:668:7137:ff02 with SMTP id u40-20020a056a0009a800b006687137ff02mr19837088pfg.7.1687553100631; Fri, 23 Jun 2023 13:45:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1687553100; cv=none; d=google.com; s=arc-20160816; b=kcEpceaTfL9nPbeh6A5N1wcOF/lc6C9MHY+cPhE0ppicgcHU1ALYubVU/m1ZG5aeKY gNIWSK5j+Tox9hjAq4BcutCo+7D0HsPNzf4XsQabVagl20nq1jTK5qaLgop1uGr1EviR xt0YsYVcQ8Oz12IQ0yw8DA3wyBKsk1qC2RPQLhSU6KL+1YJ6PkUZdp7wu09bVG465zYx 0h4G3ogefxhw1f5LU7kjNscPqTKyD5a++fhzMqbHdX3dxDBwtL7cxOnZFVLVZuK1zc8K BI3TEOKT0I1wzlSmXoy1hWOdbhTBZDKHB+GUV8kpUOAHw/FANFh/is8rCnZv2Si0BcGj eyGw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=oron7AxdJVUbc/DhvvQzbeHcoBkiQnUs0r8P0HSvEBw=; b=d3zKE0c76Wvx+Guql2ygs7Wkn5hT++WVD7DOQOC4bGiWqMyO/i2oY9ZExebk+3/f/Y kNZmK5Q2ENspA8Bf5bhunCXWCRFu2VLDJFXF42fUdvcm9lxhBJuigtbUxh6wORmj7M2m 8vXcF1AoXxBZDvgCjaAiBHuvx05F8SnPPR9oKtmtFFqZi28eqbKk9WS3cM2gXc4uzbOP /5jeASxcD8qcAW27NSOuj7fekhLW1WgDZtp9E+B8KZg6v+tuP/97Cfz7XGSAZF0kNF3W RmYBgfh81QWqXKcK+jyUOa+bNPPnI8A9sDT+D0bv9vqTxz0oUXwNNBHhCkR+udo0Hb7J 5Hsw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=FtE6K6XC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id w135-20020a627b8d000000b00665ff626133si9294768pfc.348.2023.06.23.13.44.48; Fri, 23 Jun 2023 13:45:00 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=FtE6K6XC; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231978AbjFWUfw (ORCPT + 99 others); Fri, 23 Jun 2023 16:35:52 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:52162 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232182AbjFWUfj (ORCPT ); Fri, 23 Jun 2023 16:35:39 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 379B130C6; Fri, 23 Jun 2023 13:35:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1687552511; x=1719088511; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=1QGyJHdsdEC9quDqT4s3WD8JMv5A9Y0t0yBquA/F1eg=; b=FtE6K6XCuoT7QPAg7ABdDtOVzcCG4+qAUxk1+kyTtyghY4UQZ++TslFg yYKMwqP9EqJaxi91MHa/LWeYABR4Nabxi8/pkLoyLQuybtDWpYsOlsL2w hiq0VmpvuPfM6wgfbtN5jcVkS+3KpwwHH16+szeH2W3g/xv0TwtHnqWUv gEoR57ZA4upscAKGjBMMdSvotidhTdx2IkzBoKhOg6zI2W451anGWZUpr GfP8lC+1El9v2n+Qog2qTdGr2KRst72c/gWRxYAA1qOGoeeUzcVyars3U EK35ZP4DR3RxH/0rr1y+TFU/UQTmljXXZ9HMSGBPTXy9wq5IF6cJlHffX Q==; X-IronPort-AV: E=Sophos;i="6.01,153,1684825200"; d="scan'208";a="217418437" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 23 Jun 2023 13:35:04 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Fri, 23 Jun 2023 13:34:56 -0700 Received: from che-lt-i67070.amer.actel.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.21 via Frontend Transport; Fri, 23 Jun 2023 13:34:28 -0700 From: Varshini Rajendran To: , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , CC: , , , , , , Subject: [PATCH v2 07/45] ARM: at91: add support in SoC driver for new sam9x7 Date: Sat, 24 Jun 2023 02:00:18 +0530 Message-ID: <20230623203056.689705-8-varshini.rajendran@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230623203056.689705-1-varshini.rajendran@microchip.com> References: <20230623203056.689705-1-varshini.rajendran@microchip.com> MIME-Version: 1.0 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_NONE,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1769527679992441331?= X-GMAIL-MSGID: =?utf-8?q?1769527679992441331?= Add support for SAM9X7 SoC in the SoC driver. Signed-off-by: Varshini Rajendran --- drivers/soc/atmel/soc.c | 23 +++++++++++++++++++++++ drivers/soc/atmel/soc.h | 9 +++++++++ 2 files changed, 32 insertions(+) diff --git a/drivers/soc/atmel/soc.c b/drivers/soc/atmel/soc.c index cc9a3e107479..cae3452cbc60 100644 --- a/drivers/soc/atmel/soc.c +++ b/drivers/soc/atmel/soc.c @@ -101,6 +101,29 @@ static const struct at91_soc socs[] __initconst = { AT91_CIDR_VERSION_MASK, SAM9X60_D6K_EXID_MATCH, "sam9x60 8MiB SDRAM SiP", "sam9x60"), #endif +#ifdef CONFIG_SOC_SAM9X7 + AT91_SOC(SAM9X7_CIDR_MATCH, AT91_CIDR_MATCH_MASK, + AT91_CIDR_VERSION_MASK, SAM9X75_EXID_MATCH, + "sam9x75", "sam9x7"), + AT91_SOC(SAM9X7_CIDR_MATCH, AT91_CIDR_MATCH_MASK, + AT91_CIDR_VERSION_MASK, SAM9X72_EXID_MATCH, + "sam9x72", "sam9x7"), + AT91_SOC(SAM9X7_CIDR_MATCH, AT91_CIDR_MATCH_MASK, + AT91_CIDR_VERSION_MASK, SAM9X70_EXID_MATCH, + "sam9x70", "sam9x7"), + AT91_SOC(SAM9X7_CIDR_MATCH, SAM9X75_D1G_EXID_MATCH, + AT91_CIDR_VERSION_MASK, SAM9X75_EXID_MATCH, + "sam9x75 1Gb DDR3L SiP ", "sam9x7"), + AT91_SOC(SAM9X7_CIDR_MATCH, SAM9X75_D5M_EXID_MATCH, + AT91_CIDR_VERSION_MASK, SAM9X75_EXID_MATCH, + "sam9x75 512Mb DDR2 SiP", "sam9x7"), + AT91_SOC(SAM9X7_CIDR_MATCH, SAM9X75_D1M_EXID_MATCH, + AT91_CIDR_VERSION_MASK, SAM9X75_EXID_MATCH, + "sam9x75 128Mb DDR2 SiP", "sam9x7"), + AT91_SOC(SAM9X7_CIDR_MATCH, SAM9X75_D2G_EXID_MATCH, + AT91_CIDR_VERSION_MASK, SAM9X75_EXID_MATCH, + "sam9x75 2Gb DDR3L SiP", "sam9x7"), +#endif #ifdef CONFIG_SOC_SAMA5 AT91_SOC(SAMA5D2_CIDR_MATCH, AT91_CIDR_MATCH_MASK, AT91_CIDR_VERSION_MASK, SAMA5D21CU_EXID_MATCH, diff --git a/drivers/soc/atmel/soc.h b/drivers/soc/atmel/soc.h index 7a9f47ce85fb..26dd26b4f179 100644 --- a/drivers/soc/atmel/soc.h +++ b/drivers/soc/atmel/soc.h @@ -45,6 +45,7 @@ at91_soc_init(const struct at91_soc *socs); #define AT91SAM9N12_CIDR_MATCH 0x019a07a0 #define SAM9X60_CIDR_MATCH 0x019b35a0 #define SAMA7G5_CIDR_MATCH 0x00162100 +#define SAM9X7_CIDR_MATCH 0x09750020 #define AT91SAM9M11_EXID_MATCH 0x00000001 #define AT91SAM9M10_EXID_MATCH 0x00000002 @@ -74,6 +75,14 @@ at91_soc_init(const struct at91_soc *socs); #define SAMA7G54_D2G_EXID_MATCH 0x00000020 #define SAMA7G54_D4G_EXID_MATCH 0x00000028 +#define SAM9X75_EXID_MATCH 0x00000000 +#define SAM9X72_EXID_MATCH 0x00000004 +#define SAM9X70_EXID_MATCH 0x00000005 +#define SAM9X75_D1G_EXID_MATCH 0x00000001 +#define SAM9X75_D5M_EXID_MATCH 0x00000002 +#define SAM9X75_D1M_EXID_MATCH 0x00000003 +#define SAM9X75_D2G_EXID_MATCH 0x00000006 + #define AT91SAM9XE128_CIDR_MATCH 0x329973a0 #define AT91SAM9XE256_CIDR_MATCH 0x329a93a0 #define AT91SAM9XE512_CIDR_MATCH 0x329aa3a0