From patchwork Wed Jun 21 14:09:39 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Fabrizio Castro X-Patchwork-Id: 111052 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp4411935vqr; Wed, 21 Jun 2023 07:36:09 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ6XhNRJUfZutkjNL+xXgx80//M3iKqZlspmcpgBiG9CGJr+/OI+3BvoqIyFeo3A6GHTyRfu X-Received: by 2002:a17:90a:fb53:b0:25b:e4bb:6788 with SMTP id iq19-20020a17090afb5300b0025be4bb6788mr15404040pjb.0.1687358168865; Wed, 21 Jun 2023 07:36:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1687358168; cv=none; d=google.com; s=arc-20160816; b=FeTy8iN+5PubXvYOvxOiRU6C9aeH9VHcfewKonHdZXm+c8OBW/IuIySOq8t4k56d+h b0xfkuc+kQ6brWqB8h+GLLdqzHpDgAOciWoFPD/JkTBh/mdKJySFj0lnwIzqPr2tDNVX DCOcnVQ8p7V5i2XQoTdUQf35SgR5blXwTzgvRiXEtDy07QhtmiWxWCuXNubkyUlDV37M s5QAn9sdvqvcrc1wJ8jBMRj30KKVwfHWhfgPT5CBlbcVXCcUxUvhM9idDpQQytF0Uzsl eN3EDSMwWiLT9kz5xOGlUsIB3Z/a3USBDGD0vc48yzSwmtpG5rIOP8I0eU3ettlCbeyT 35EA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=sNCaBYsOapgetVrWIzWT0L/Nvot4cg02xuo+WakLvU8=; b=Euc0WHXg56IsjWIwrXJmkVYTI8xdSgru4dhRdgBgSI64t5SUVb3sbFsjX/Dp0TwYzO CYJuB0lQTY4SExcJhaRejjtn9sgtxGrnS5oX53jI0rjfJ8bs3mbweeRGl8yPSINa8S8J OadTIAurrHb1nPO1MJrZgkchBnn03FZJNJTKml5Nnf3aUKThSoFff1iCQkbAzsE0uB2D Qdrt7E/jM0qZN5miTiv/7PlfshYKBwW1ejiw+/9+pFX/0PSCHiYDRcu+JDrHpxRmDIXt s+1TbNaHL2pBlzi0wCvR0H7H0jpXgRSvg2iobmUzX+noBggxZmy7Aao+qWoLGGO1Z3Jv RH3w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=renesas.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id bx13-20020a17090af48d00b0025e9a350512si4190069pjb.164.2023.06.21.07.35.55; Wed, 21 Jun 2023 07:36:08 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=renesas.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232190AbjFUOKd (ORCPT + 99 others); Wed, 21 Jun 2023 10:10:33 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56574 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S232740AbjFUOKQ (ORCPT ); Wed, 21 Jun 2023 10:10:16 -0400 Received: from relmlie6.idc.renesas.com (relmlor2.renesas.com [210.160.252.172]) by lindbergh.monkeyblade.net (Postfix) with ESMTP id 009A919B5; Wed, 21 Jun 2023 07:10:03 -0700 (PDT) X-IronPort-AV: E=Sophos;i="6.00,260,1681138800"; d="scan'208";a="168372722" Received: from unknown (HELO relmlir6.idc.renesas.com) ([10.200.68.152]) by relmlie6.idc.renesas.com with ESMTP; 21 Jun 2023 23:10:03 +0900 Received: from mulinux.example.org (unknown [10.226.93.96]) by relmlir6.idc.renesas.com (Postfix) with ESMTP id 3D5674220BE7; Wed, 21 Jun 2023 23:09:58 +0900 (JST) From: Fabrizio Castro To: Mark Brown , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Geert Uytterhoeven Cc: Fabrizio Castro , Magnus Damm , linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-renesas-soc@vger.kernel.org, Chris Paterson , Biju Das Subject: [PATCH 1/5] spi: dt-bindings: Add bindings for RZ/V2M CSI Date: Wed, 21 Jun 2023 15:09:39 +0100 Message-Id: <20230621140944.257352-2-fabrizio.castro.jz@renesas.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230621140944.257352-1-fabrizio.castro.jz@renesas.com> References: <20230621140944.257352-1-fabrizio.castro.jz@renesas.com> MIME-Version: 1.0 X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00,SPF_HELO_NONE, SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1769323279229080611?= X-GMAIL-MSGID: =?utf-8?q?1769323279229080611?= Add dt-bindings for the CSI IP found inside the RZ/V2M SoC. Signed-off-by: Fabrizio Castro Reviewed-by: Conor Dooley --- .../bindings/spi/renesas,rzv2m-csi.yaml | 70 +++++++++++++++++++ 1 file changed, 70 insertions(+) create mode 100644 Documentation/devicetree/bindings/spi/renesas,rzv2m-csi.yaml diff --git a/Documentation/devicetree/bindings/spi/renesas,rzv2m-csi.yaml b/Documentation/devicetree/bindings/spi/renesas,rzv2m-csi.yaml new file mode 100644 index 000000000000..e59183e53690 --- /dev/null +++ b/Documentation/devicetree/bindings/spi/renesas,rzv2m-csi.yaml @@ -0,0 +1,70 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/renesas,rzv2m-csi.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Renesas RZ/V2M Clocked Serial Interface (CSI) + +maintainers: + - Fabrizio Castro + - Geert Uytterhoeven + +allOf: + - $ref: spi-controller.yaml# + +properties: + compatible: + const: renesas,rzv2m-csi + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: The clock used to generate the output clock (CSICLK) + - description: Internal clock to access the registers (PCLK) + + clock-names: + items: + - const: csiclk + - const: pclk + + resets: + maxItems: 1 + + power-domains: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + - resets + - power-domains + - '#address-cells' + - '#size-cells' + +unevaluatedProperties: false + +examples: + - | + #include + #include + csi4: spi@a4020200 { + compatible = "renesas,rzv2m-csi"; + reg = <0xa4020200 0x80>; + interrupts = ; + clocks = <&cpg CPG_MOD R9A09G011_CSI4_CLK>, + <&cpg CPG_MOD R9A09G011_CPERI_GRPH_PCLK>; + clock-names = "csiclk", "pclk"; + resets = <&cpg R9A09G011_CSI_GPH_PRESETN>; + power-domains = <&cpg>; + #address-cells = <1>; + #size-cells = <0>; + };