From patchwork Fri Jun 16 17:00:21 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sebastian Reichel X-Patchwork-Id: 109285 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp1500728vqr; Fri, 16 Jun 2023 10:24:18 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4HR8NHpJOY3aYHa06iP2AcZrSWmatgEGasDHtMQef9AVy9yEwMpDHN0knPRreMQM64nNWG X-Received: by 2002:a17:903:22c4:b0:1b3:d25a:5ece with SMTP id y4-20020a17090322c400b001b3d25a5ecemr2775734plg.31.1686936258541; Fri, 16 Jun 2023 10:24:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686936258; cv=none; d=google.com; s=arc-20160816; b=GYwrG99lo9EU2z5/WhwV5zn8XTEluObDuJquY4Tf2yCZPkpcBSP2U8lAEtZ8lct8mh nrryflWuv0tFrv4O8H/D53UO550WxGc8bVBDvh79VNCvBzuA8IOAIFJyXRLe1ePDDVMY UUXTkgNQ+zCm4FXvep9DMr40nU7akSBE5iMje5K6TNFqBnfmTziIWMFbS1GDG8HrjM5I e7qoTDQJR7BQ1XT79qdOmZSr1XXtGKfUVaDET+PuvEpl7q452oOMJqeJA+39BW/NAPO1 4JcpyLInW6FMu2ePu1HeQgTR7bna/SQKtdUGto+GGL5F1Kev3cCuLSCD8fyAE8CMDmqU Swdg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=EjSzsbNff09M91NVHWTiVnLJs9a4dc2FfZPgGz8BVIM=; b=GHYVMBwfCWQq/2+Jf/E5UXKBdpF4rUIjuCn/3pCWHf4u+pcJ4ESWJGyeff0A9Jr7h5 y1rb8XVPcbqqDclzTwx604pQenPS6aqnfdLWYAtJvujFNC+LAsG7+4sj1d+OISHyv1xX fcyyaed+bjw6kLWVwW2ASMkouLux1adoFF9o9VGj2YZiRYXhBXKGQrFo5R1oaqsIZ+3I /ySYgR84huzEIAvpwxktaIfmpv8R6QmdSt7b08CVNS/0ttRD4OpqB9Kk9oJe9MB8epaM 9Pmrhpz8qeq12U780Mwat2CKBCwlqiGVu3ZV0jinpzNTavHHIB2838iJk4Dom2wBOBuK SCvQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=WjWItqyG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q12-20020a17090311cc00b0019ca7d69673si16265875plh.196.2023.06.16.10.24.05; Fri, 16 Jun 2023 10:24:18 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@collabora.com header.s=mail header.b=WjWItqyG; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1345003AbjFPRBd (ORCPT + 99 others); Fri, 16 Jun 2023 13:01:33 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:42488 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1344739AbjFPRAo (ORCPT ); Fri, 16 Jun 2023 13:00:44 -0400 Received: from madras.collabora.co.uk (madras.collabora.co.uk [IPv6:2a00:1098:0:82:1000:25:2eeb:e5ab]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0C37030EF; Fri, 16 Jun 2023 10:00:42 -0700 (PDT) Received: from jupiter.universe (dyndsl-091-248-215-052.ewe-ip-backbone.de [91.248.215.52]) (using TLSv1.3 with cipher TLS_AES_256_GCM_SHA384 (256/256 bits) key-exchange X25519 server-signature RSA-PSS (4096 bits) server-digest SHA256) (No client certificate requested) (Authenticated sender: sre) by madras.collabora.co.uk (Postfix) with ESMTPSA id 5C3ED6606F61; Fri, 16 Jun 2023 18:00:41 +0100 (BST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=collabora.com; s=mail; t=1686934841; bh=X01oy+ihteZncXuvNTLu0v0W9yQ61BoqL+FIOTAimbo=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=WjWItqyG+6JtsUQmPKLZ06/+dqMQmlncIFF+Nkc7IP23kC09kxM99c1opbDaSrV8+ Y8/AboL6PR0kAV2/XrwdZt/97XF/WnqxWVJzXP3+4nOUq1oMHZtZ0WC0GzGzDFC3Pp wf5JxqyDKyCky07aT545/1JKhHyhNIIbV1Q6GbJ1nNR70N3VJlKrKszwwT49oYr+ub F8DNTiBQZVp56f4Dx+YMLueaP4cbePxUfoptrxy07mZGAE1I+7SIcMF238l3/p7UUS hbxqZCKJytCBCco+ZtLXypdq54qNpsNHMgh59eyAPXFxhC+uXVll4V2/B5D56F00tg 8yOh3YKQ6UqGA== Received: by jupiter.universe (Postfix, from userid 1000) id 14241480598; Fri, 16 Jun 2023 19:00:39 +0200 (CEST) From: Sebastian Reichel To: linux-pci@vger.kernel.org, linux-rockchip@lists.infradead.org Cc: Jingoo Han , Gustavo Pimentel , Bjorn Helgaas , Lorenzo Pieralisi , =?utf-8?q?Krzysztof_Wilczy=C5=84?= =?utf-8?q?ski?= , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Heiko Stuebner , Shawn Lin , Simon Xue , devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, Sebastian Reichel , kernel@collabora.com Subject: [PATCH v1 3/4] dt-bindings: PCI: dwc: rockchip: Update for RK3588 Date: Fri, 16 Jun 2023 19:00:21 +0200 Message-Id: <20230616170022.76107-4-sebastian.reichel@collabora.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230616170022.76107-1-sebastian.reichel@collabora.com> References: <20230616170022.76107-1-sebastian.reichel@collabora.com> MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS, T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1768880874218810937?= X-GMAIL-MSGID: =?utf-8?q?1768880874218810937?= The PCIe 2.0 controllers on RK3588 need one additional clock, one additional reset line and one for ranges entry. Signed-off-by: Sebastian Reichel Reviewed-by: Rob Herring Reviewed-by: Serge Semin --- .../bindings/pci/rockchip-dw-pcie.yaml | 16 +++++++++++++--- 1 file changed, 13 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/pci/rockchip-dw-pcie.yaml b/Documentation/devicetree/bindings/pci/rockchip-dw-pcie.yaml index bf81d306cc80..7897af0ec297 100644 --- a/Documentation/devicetree/bindings/pci/rockchip-dw-pcie.yaml +++ b/Documentation/devicetree/bindings/pci/rockchip-dw-pcie.yaml @@ -41,20 +41,24 @@ properties: - const: config clocks: + minItems: 5 items: - description: AHB clock for PCIe master - description: AHB clock for PCIe slave - description: AHB clock for PCIe dbi - description: APB clock for PCIe - description: Auxiliary clock for PCIe + - description: PIPE clock clock-names: + minItems: 5 items: - const: aclk_mst - const: aclk_slv - const: aclk_dbi - const: pclk - const: aux + - const: pipe interrupts: maxItems: 5 @@ -97,13 +101,19 @@ properties: maxItems: 1 ranges: - maxItems: 2 + minItems: 2 + maxItems: 3 resets: - maxItems: 1 + minItems: 1 + maxItems: 2 reset-names: - const: pipe + oneOf: + - const: pipe + - items: + - const: pwr + - const: pipe vpcie3v3-supply: true