From patchwork Tue Jun 13 15:34:12 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Anup Patel X-Patchwork-Id: 107437 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp641715vqr; Tue, 13 Jun 2023 08:43:38 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ50JNM3G0ZFFQnBWzdxWAq20PHHNSMB56Nqb8unc7Sri2XA88F2YETJ5wWANaaOZOAfAtlt X-Received: by 2002:aa7:d757:0:b0:516:642e:f92b with SMTP id a23-20020aa7d757000000b00516642ef92bmr8360209eds.1.1686671018249; Tue, 13 Jun 2023 08:43:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686671018; cv=none; d=google.com; s=arc-20160816; b=bhS3EmF8LYyRaAP006To1Q75RUA4AkQ1Je0UKQrrRbZ4vg46KAmVzijNwWF1EgY1W+ 37yXgjJjy1LlALQBXmNLsrytUPrsc8x3Qh08QYwLqSBBHLf4OnQkSvvQAet7awiaJg6D p9Qxmp+aMxVsj7QKfNBke3s8NlqlyE2lNb96/tQ/ZhghywS7u8Rb6kITXeTd0EIQ6GP8 Xki8OOb/AgWqlE3G250jgzu+yHicZeKUK3C1Z1+pLerWCXOD0WPvbpZMsL4iBXdYan1X qw7eivdZLbsH2qAtuGc7wDzhY0wf5OEwJahQF+EH/6a3kEWIpEfSdyH9l7rBKBQ8QuD9 q5Ag== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=vIVxRkRgLkVcEH1YVZSKGivpLKqRoqibBhbOACyPdLM=; b=sC2yGqx5c37ozc+nTDJEJqyJCbabWSnEF64hdsQfaAWXWlR6oPUwgxjiuxZ+p9l8+p A4XKHW5ZlcNl3zysXqbZEHUy2UOn0tgl/YkI+DMgiz6uYEa+3hKdnWDdH6worUHmKBUI TROQ3tXcZMKPUD61KF06ViiQc2RgNDDZF0PGKrk9TGZDz+J727ZZJrxOrngypnf3qhdt NQW3O7/MNGvrl78k0YuNqSG7H4jDNFWzbiU89vDTk5yfJiPiCBkt8nd3bWttbbY735T+ 3a+3bOEytihZ2f5fkVAZ3Q5mGBd3oETKu9fdJpAyESXBkrbs3OHbww1lgxQRLC3fZnuj 8t3Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ventanamicro.com header.s=google header.b=KM8N2GwN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id f23-20020a056402161700b00516403ee69dsi7607216edv.47.2023.06.13.08.43.13; Tue, 13 Jun 2023 08:43:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ventanamicro.com header.s=google header.b=KM8N2GwN; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S242950AbjFMPgE (ORCPT + 99 others); Tue, 13 Jun 2023 11:36:04 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51990 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S243016AbjFMPfq (ORCPT ); Tue, 13 Jun 2023 11:35:46 -0400 Received: from mail-oi1-x22d.google.com (mail-oi1-x22d.google.com [IPv6:2607:f8b0:4864:20::22d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id A49952120 for ; Tue, 13 Jun 2023 08:35:28 -0700 (PDT) Received: by mail-oi1-x22d.google.com with SMTP id 5614622812f47-39cc64e4a22so1811793b6e.3 for ; Tue, 13 Jun 2023 08:35:28 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ventanamicro.com; s=google; t=1686670527; x=1689262527; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=vIVxRkRgLkVcEH1YVZSKGivpLKqRoqibBhbOACyPdLM=; b=KM8N2GwNpIpwhOk+KrJLqLApeOdaTv7VF2waKXxGXB2E4iOuBY3RhQvoYfJ1OMv1SO 89PTFdu/TSAhYebNdL6+5cL2ROfjDIO9rZhiemX0N/EfpaL4HWmYdylybBewKPNtDBQl T9D5N0iTZQ21RTJskr0BdrQO9XkpfIuy08Vsgcs34uhDlPAhTcVjeDN4VrNvWDyrnPxQ qXwN6hxJ8sq87+lJGEAQ+L9Rh4fDKV0wVXraw2Sg1mCW+baWN+yo4rPSv3N182bHjpRl yKOmCkQ4mxfGpznYz0gKmcqQ60WlWWdvUU3oGqK83WiwEk6DlQGkQRa5cMocC7Sv783S 3K6w== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1686670527; x=1689262527; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vIVxRkRgLkVcEH1YVZSKGivpLKqRoqibBhbOACyPdLM=; b=lFqaeUzT6+YH0rGif+60i/iDUTvwbZvYrk5YyxVAcLGy80ODVTYUpKGob7I3mmdEFp ipXeXivm+Au03C75PQVi7ywWYO2qqRUFcQhRUSTgaWz5NdBY325LcLg2pemi7y82RVic Z30wBGytCGMPLllNtzowg7PP2FGAqS1Tpkn1V6t+9Sbcvqx42DUHOXN4EpHBmomiGOTh ss6NHL+oqXbcMhIeHV3OhgsdBGZz3qYm8MbvsIRgKZH01+MGxXaXvqPPt0RDwtdImjQY FAVEAiMhioDHNS474qyWJg3TRJdPqkYR+NrKhormY68MaSameYzPJZGHC7pXegj2pbcW ROxg== X-Gm-Message-State: AC+VfDxaPKCTXN2Q13L4KKAHBMZ2OrNT/X4AhuT+6QCwQKdJy208WPKk DPq4VQZbrqNI6YQwHEwuM+XPVA== X-Received: by 2002:a05:6808:1209:b0:39b:3494:1ee5 with SMTP id a9-20020a056808120900b0039b34941ee5mr8439399oil.18.1686670527316; Tue, 13 Jun 2023 08:35:27 -0700 (PDT) Received: from anup-ubuntu-vm.localdomain ([103.97.165.210]) by smtp.gmail.com with ESMTPSA id n2-20020acabd02000000b0039ce305ea4fsm1630807oif.14.2023.06.13.08.35.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 13 Jun 2023 08:35:27 -0700 (PDT) From: Anup Patel To: Palmer Dabbelt , Paul Walmsley , Thomas Gleixner , Marc Zyngier , Rob Herring , Krzysztof Kozlowski , Robin Murphy , Joerg Roedel , Will Deacon , Frank Rowand Cc: Atish Patra , Andrew Jones , Conor Dooley , Saravana Kannan , Anup Patel , linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, iommu@lists.linux.dev, Anup Patel Subject: [PATCH v4 07/10] dt-bindings: interrupt-controller: Add RISC-V advanced PLIC Date: Tue, 13 Jun 2023 21:04:12 +0530 Message-Id: <20230613153415.350528-8-apatel@ventanamicro.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230613153415.350528-1-apatel@ventanamicro.com> References: <20230613153415.350528-1-apatel@ventanamicro.com> MIME-Version: 1.0 X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1768602749649935894?= X-GMAIL-MSGID: =?utf-8?q?1768602749649935894?= We add DT bindings document for RISC-V advanced platform level interrupt controller (APLIC) defined by the RISC-V advanced interrupt architecture (AIA) specification. Signed-off-by: Anup Patel Reviewed-by: Conor Dooley --- .../interrupt-controller/riscv,aplic.yaml | 169 ++++++++++++++++++ 1 file changed, 169 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/riscv,aplic.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/riscv,aplic.yaml b/Documentation/devicetree/bindings/interrupt-controller/riscv,aplic.yaml new file mode 100644 index 000000000000..e21de99b10a2 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/riscv,aplic.yaml @@ -0,0 +1,169 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/interrupt-controller/riscv,aplic.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: RISC-V Advanced Platform Level Interrupt Controller (APLIC) + +maintainers: + - Anup Patel + +description: + The RISC-V advanced interrupt architecture (AIA) defines an advanced + platform level interrupt controller (APLIC) for handling wired interrupts + in a RISC-V platform. The RISC-V AIA specification can be found at + https://github.com/riscv/riscv-aia. + + The RISC-V APLIC is implemented as hierarchical APLIC domains where all + interrupt sources connect to the root APLIC domain and a parent APLIC + domain can delegate interrupt sources to it's child APLIC domains. There + is one device tree node for each APLIC domain. + +allOf: + - $ref: /schemas/interrupt-controller.yaml# + +properties: + compatible: + items: + - enum: + - qemu,aplic + - const: riscv,aplic + + reg: + maxItems: 1 + + interrupt-controller: true + + "#interrupt-cells": + const: 2 + + interrupts-extended: + minItems: 1 + maxItems: 16384 + description: + Given APLIC domain directly injects external interrupts to a set of + RISC-V HARTS (or CPUs). Each node pointed to should be a riscv,cpu-intc + node, which has a CPU node (i.e. RISC-V HART) as parent. + + msi-parent: + description: + Given APLIC domain forwards wired interrupts as MSIs to a AIA incoming + message signaled interrupt controller (IMSIC). If both "msi-parent" and + "interrupts-extended" properties are present then it means the APLIC + domain supports both MSI mode and Direct mode in HW. In this case, the + APLIC driver has to choose between MSI mode or Direct mode. + + riscv,num-sources: + $ref: /schemas/types.yaml#/definitions/uint32 + minimum: 1 + maximum: 1023 + description: + Specifies the number of wired interrupt sources supported by this + APLIC domain. + + riscv,children: + $ref: /schemas/types.yaml#/definitions/phandle-array + minItems: 1 + maxItems: 1024 + items: + maxItems: 1 + description: + A list of child APLIC domains for the given APLIC domain. Each child + APLIC domain is assigned a child index in increasing order, with the + first child APLIC domain assigned child index 0. The APLIC domain child + index is used by firmware to delegate interrupts from the given APLIC + domain to a particular child APLIC domain. + + riscv,delegation: + $ref: /schemas/types.yaml#/definitions/phandle-array + minItems: 1 + maxItems: 1024 + items: + items: + - description: child APLIC domain phandle + - description: first interrupt number of the parent APLIC domain (inclusive) + - description: last interrupt number of the parent APLIC domain (inclusive) + description: + A interrupt delegation list where each entry is a triple consisting + of child APLIC domain phandle, first interrupt number of the parent + APLIC domain, and last interrupt number of the parent APLIC domain. + Firmware must configure interrupt delegation registers based on + interrupt delegation list. + +required: + - compatible + - reg + - interrupt-controller + - "#interrupt-cells" + - riscv,num-sources + +anyOf: + - required: + - interrupts-extended + - required: + - msi-parent + +unevaluatedProperties: false + +examples: + - | + // Example 1 (APLIC domains directly injecting interrupt to HARTs): + + interrupt-controller@c000000 { + compatible = "qemu,aplic", "riscv,aplic"; + interrupts-extended = <&cpu1_intc 11>, + <&cpu2_intc 11>, + <&cpu3_intc 11>, + <&cpu4_intc 11>; + reg = <0xc000000 0x4080>; + interrupt-controller; + #interrupt-cells = <2>; + riscv,num-sources = <63>; + riscv,children = <&aplic1>, <&aplic2>; + riscv,delegation = <&aplic1 1 63>; + }; + + aplic1: interrupt-controller@d000000 { + compatible = "qemu,aplic", "riscv,aplic"; + interrupts-extended = <&cpu1_intc 9>, + <&cpu2_intc 9>; + reg = <0xd000000 0x4080>; + interrupt-controller; + #interrupt-cells = <2>; + riscv,num-sources = <63>; + }; + + aplic2: interrupt-controller@e000000 { + compatible = "qemu,aplic", "riscv,aplic"; + interrupts-extended = <&cpu3_intc 9>, + <&cpu4_intc 9>; + reg = <0xe000000 0x4080>; + interrupt-controller; + #interrupt-cells = <2>; + riscv,num-sources = <63>; + }; + + - | + // Example 2 (APLIC domains forwarding interrupts as MSIs): + + interrupt-controller@c000000 { + compatible = "qemu,aplic", "riscv,aplic"; + msi-parent = <&imsic_mlevel>; + reg = <0xc000000 0x4000>; + interrupt-controller; + #interrupt-cells = <2>; + riscv,num-sources = <63>; + riscv,children = <&aplic3>; + riscv,delegation = <&aplic3 1 63>; + }; + + aplic3: interrupt-controller@d000000 { + compatible = "qemu,aplic", "riscv,aplic"; + msi-parent = <&imsic_slevel>; + reg = <0xd000000 0x4000>; + interrupt-controller; + #interrupt-cells = <2>; + riscv,num-sources = <63>; + }; +...