From patchwork Sun Jun 11 11:11:38 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: "Kumar, Udit" X-Patchwork-Id: 106070 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp1978562vqr; Sun, 11 Jun 2023 04:13:22 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5H5Pff/O3sY4OUGov0jZ2ITLxkBZzUJSKOu62AgKZF5TfdYdukXzuzEaAtQKtPmHPwRaZ7 X-Received: by 2002:a17:902:ec8c:b0:1b2:46b9:d42a with SMTP id x12-20020a170902ec8c00b001b246b9d42amr3789667plg.27.1686482002186; Sun, 11 Jun 2023 04:13:22 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686482002; cv=none; d=google.com; s=arc-20160816; b=rB0tCFVsLIe234HG1qXrN5iOAbb2wON74Mo7a5rZqi6WuquTgdSTmCI+yC0lio0cqG QtW7mq0eN1bEDPSJi/aVfCgd0fJeEntfncVx/jHRcuhjYWBckqL6Qrs8QXIOJSe9oFAl USBOnGVO4Yb0Gs4e5lJHRNsx+YDkF3AQqtesEsPfDBM+Fk8GEy/OGaAwaKLeHC8vqmZK 9wakvJccG7xyMznctadmHLvIdEXi89RSGtSobL0VlJOAJTSJdz+2sDFRbZuNVlvcmlAh DWFgDE1y3fL5tNqSJPjx1XIoVBgnzvXMQTpVKQJ315hkAd7wbg4qPuDO8GvLTHXec2ro pUpg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=npbGbpRrLFgl60RMH9buwOQXvLGcxHJetMp7dwNYByA=; b=xfCsxnLOWNyuQjUCShhcpKyUh78wZFT4GIz46zOvWaDOjfh3KTkBArR3Y+2RUE/pr9 dQ56FkxhNjPi60C8W9FnKOqvzZ/RjfIzvsM+zGWrExtdVv8Q5OP/HG6zLJ6bhACFjoyM CwkNhsiaCI1loIJm+WVHBPNLB/rJhoTrOzSJrql2rK1i94ws6UJvjNHRP3b0y6MyQzc5 MQMqWATqnwqZEUkHxVgpI9fW8IGKNimdQcoQ0T9lvOs5CcPZum4Bic22npWWCOO82UWg lF4/oyowTi8RHLpvuE+KMKinCgh52BSHgmS2zJtLIWrVuigwUped2CmNqYSv5Zm1MGq+ wF1w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=sHwcmM7F; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id y10-20020a17090322ca00b001b0473abd39si641253plg.483.2023.06.11.04.13.08; Sun, 11 Jun 2023 04:13:22 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=sHwcmM7F; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229562AbjFKLMa (ORCPT + 99 others); Sun, 11 Jun 2023 07:12:30 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34858 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233445AbjFKLMU (ORCPT ); Sun, 11 Jun 2023 07:12:20 -0400 Received: from lelv0142.ext.ti.com (lelv0142.ext.ti.com [198.47.23.249]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EEC97198C; Sun, 11 Jun 2023 04:12:17 -0700 (PDT) Received: from fllv0035.itg.ti.com ([10.64.41.0]) by lelv0142.ext.ti.com (8.15.2/8.15.2) with ESMTP id 35BBC2xL057640; Sun, 11 Jun 2023 06:12:02 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1686481922; bh=npbGbpRrLFgl60RMH9buwOQXvLGcxHJetMp7dwNYByA=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=sHwcmM7FgSOCR+vpcW6LbYu3iUmP3gJELdjwaUuJ4JgAw+Ws6xjmoPyYBp9MT1lnf evV6VNsjO8lNf+KjFfm0+cdGtl85pOnCiWBjobRknv/SvtRfk2lqNgFH7Epvb+xxT5 4KzYCXkLJccxcKgbbyAmb4OGclOFDrKO7QZ5x2Lo= Received: from DLEE101.ent.ti.com (dlee101.ent.ti.com [157.170.170.31]) by fllv0035.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 35BBC2m4002384 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Sun, 11 Jun 2023 06:12:02 -0500 Received: from DLEE100.ent.ti.com (157.170.170.30) by DLEE101.ent.ti.com (157.170.170.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Sun, 11 Jun 2023 06:12:01 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE100.ent.ti.com (157.170.170.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Sun, 11 Jun 2023 06:12:01 -0500 Received: from udit-HP-Z2-Tower-G9-Workstation-Desktop-PC.dhcp.ti.com (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 35BBBh12010303; Sun, 11 Jun 2023 06:11:58 -0500 From: Udit Kumar To: , , , , , , , , , , CC: Udit Kumar Subject: [v4 4/6] arm64: dts: ti: k3-j7200-common-proc-board: Add uart pinmux Date: Sun, 11 Jun 2023 16:41:38 +0530 Message-ID: <20230611111140.3189111-5-u-kumar1@ti.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230611111140.3189111-1-u-kumar1@ti.com> References: <20230611111140.3189111-1-u-kumar1@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1768404551728473353?= X-GMAIL-MSGID: =?utf-8?q?1768404551728473353?= Add main, mcu, wakeup domain uart0 pin mux into common board file and it's reference to uart node. Signed-off-by: Udit Kumar --- .../dts/ti/k3-j7200-common-proc-board.dts | 58 ++++++++++++++++++- 1 file changed, 57 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts index 31b6501443b4..5569d48b900c 100644 --- a/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts +++ b/arch/arm64/boot/dts/ti/k3-j7200-common-proc-board.dts @@ -79,6 +79,24 @@ vdd_sd_dv: gpio-regulator-TLV71033 { }; }; +&wkup_pmx0 { + mcu_uart0_pins_default: mcu-uart0-pins-default { + pinctrl-single,pins = < + J721E_WKUP_IOPAD(0xf4, PIN_INPUT, 0) /* (D20) MCU_UART0_RXD */ + J721E_WKUP_IOPAD(0xf0, PIN_OUTPUT, 0) /* (D19) MCU_UART0_TXD */ + J721E_WKUP_IOPAD(0xf8, PIN_INPUT, 0) /* (E20) MCU_UART0_CTSn */ + J721E_WKUP_IOPAD(0xfc, PIN_OUTPUT, 0) /* (E21) MCU_UART0_RTSn */ + >; + }; + + wkup_uart0_pins_default: wkup-uart0-pins-default { + pinctrl-single,pins = < + J721E_WKUP_IOPAD(0xb0, PIN_INPUT, 0) /* (B14) WKUP_UART0_RXD */ + J721E_WKUP_IOPAD(0xb4, PIN_OUTPUT, 0) /* (A14) WKUP_UART0_TXD */ + >; + }; +}; + &wkup_pmx2 { mcu_cpsw_pins_default: mcu-cpsw-pins-default { pinctrl-single,pins = < @@ -106,6 +124,29 @@ J721E_WKUP_IOPAD(0x0030, PIN_INPUT, 0) /* (L4) MCU_MDIO0_MDIO */ }; &main_pmx0 { + main_uart0_pins_default: main-uart0-pins-default { + pinctrl-single,pins = < + J721E_IOPAD(0xb0, PIN_INPUT, 0) /* (T16) UART0_RXD */ + J721E_IOPAD(0xb4, PIN_OUTPUT, 0) /* (T17) UART0_TXD */ + J721E_IOPAD(0xc0, PIN_INPUT, 2) /* (W3) SPI0_CS0.UART0_CTSn */ + J721E_IOPAD(0xc4, PIN_OUTPUT, 2) /* (U5) SPI0_CS1.UART0_RTSn */ + >; + }; + + main_uart1_pins_default: main-uart1-pins-default { + pinctrl-single,pins = < + J721E_IOPAD(0xb8, PIN_INPUT, 0) /* (T18) UART1_RXD */ + J721E_IOPAD(0xbc, PIN_INPUT, 0) /* (T20) UART1_TXD */ + >; + }; + + main_uart3_pins_default: main-uart3-pins-default { + pinctrl-single,pins = < + J721E_IOPAD(0x60, PIN_INPUT, 11) /* (T15) MCAN8_TX.UART3_CTSn */ + J721E_IOPAD(0x30, PIN_INPUT, 11) /* (Y18) MCAN2_TX.UART3_RXD */ + >; + }; + main_i2c1_pins_default: main-i2c1-pins-default { pinctrl-single,pins = < J721E_IOPAD(0xdc, PIN_INPUT_PULLUP, 3) /* (U3) ECAP0_IN_APWM_OUT.I2C1_SCL */ @@ -144,22 +185,30 @@ J721E_IOPAD(0x04, PIN_OUTPUT, 0) /* (T4) USB0_DRVVBUS */ &wkup_uart0 { /* Wakeup UART is used by System firmware */ status = "reserved"; + pinctrl-names = "default"; + pinctrl-0 = <&wkup_uart0_pins_default>; }; &mcu_uart0 { status = "okay"; - /* Default pinmux */ + pinctrl-names = "default"; + pinctrl-0 = <&mcu_uart0_pins_default>; + clock-frequency = <96000000>; }; &main_uart0 { status = "okay"; /* Shared with ATF on this platform */ power-domains = <&k3_pds 146 TI_SCI_PD_SHARED>; + pinctrl-names = "default"; + pinctrl-0 = <&main_uart0_pins_default>; }; &main_uart1 { status = "okay"; /* Default pinmux */ + pinctrl-names = "default"; + pinctrl-0 = <&main_uart1_pins_default>; }; &main_uart2 { @@ -167,6 +216,13 @@ &main_uart2 { status = "reserved"; }; +&main_uart3 { + /* Shared with MCAN Interface */ + status = "okay"; + pinctrl-names = "default"; + pinctrl-0 = <&main_uart3_pins_default>; +}; + &main_gpio2 { status = "disabled"; };