From patchwork Fri Jun 9 18:36:24 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Alexander Shishkin X-Patchwork-Id: 105771 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp1111325vqr; Fri, 9 Jun 2023 11:43:32 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7ggGxJOvpviueciJ+0luCfBd/j07lvpicEAGXyH5nKCdn5IhzzgUOFKEofEpG3JnnTrwtu X-Received: by 2002:a05:6a20:8e13:b0:10b:4539:fa0a with SMTP id y19-20020a056a208e1300b0010b4539fa0amr2632156pzj.1.1686336212078; Fri, 09 Jun 2023 11:43:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686336212; cv=none; d=google.com; s=arc-20160816; b=M908bFoVz4OFCkUc1KYsJFNvYWDi0Y6mnwT34LyaFIMgZAWx9HeOu6zI/k7r/fZFN6 wCGZryAls/HoWeJTMqZbbqm0Z3baOV5xf2m0XHvv7/sgGBxpX6xEHja8WwU2fQnA/gAe 5YEo3AbQOi4yT+rayDZmAm/bc0ZGoC88rLB2r6KhyYq8015XIUeBv2/Nn0suGl72bPRK 6vKE0VftG7vxdojm3H0dWhFTHCygjtG4Y61ReKMBCFuqHgEwtwXLMUKFXnYHmWL6dmbc PjzehTGfSo2VyPjHUlz0ZlY2OL1zP4+rVccxmYo176vehg6+q/JXx8OXlnpRG3RMu1hb w5Dg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=nZoWhrjwM8FFAGkL4CKaiq71BojreXAq8hsQFDaTIM8=; b=lRaaSoKbqEtMIICo+8RVKMzHF/p92azX2hm5/NoVe9+h9KOO5wv1xl5Xki4gNxhJWr iWe6jtc3UK5ZepF419BLj0bPD74SC5OI374VPIhaIv3Lch2a1nQSE04EW54AUex69FLZ dJn95j4hM5fAw4hg6KBcCFVsYppj6N11ykw6e1Y67sKLZRs/yP0z5qpq+QGgSgsYIzQr mzHMsOQQ0hnhs2lSdoWA/X74AK2DMzlOj3NjQV0ZbR0LUeh9h7WYB8W0Nb2zyur9xGIA 6ZbGkeRENIaMM6+dkyufY0Oz2l5Cpj3f2ljoDMv5eL/mnvJfS1OF6mJeKk1XeLqZn3nl kN8g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=c8oN27BM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id m123-20020a633f81000000b0053051c56825si2863797pga.777.2023.06.09.11.43.13; Fri, 09 Jun 2023 11:43:32 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@intel.com header.s=Intel header.b=c8oN27BM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231699AbjFIShO (ORCPT + 99 others); Fri, 9 Jun 2023 14:37:14 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:49686 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230422AbjFIShG (ORCPT ); Fri, 9 Jun 2023 14:37:06 -0400 Received: from mga17.intel.com (mga17.intel.com [192.55.52.151]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 750183A9A for ; Fri, 9 Jun 2023 11:37:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=intel.com; i=@intel.com; q=dns/txt; s=Intel; t=1686335824; x=1717871824; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=1UrDnJHGNX2U4JfQB881tpK0A4pQCMjacd032qm+qm8=; b=c8oN27BMU7y1VjQJHkbOD4ZZ3u2m6bKgKX6fOB1NO17v97IvZYnYG5ry 2mRDHRjVDPgRWiUf29bg54W9YsyNLyuEqBBldNiESTH7Vq5jBLh4Ndigw ex4qTHivHK91uGUOIGuhlfZ4V9PXQD4hSXnZ2b/T1nritXd5iCPaiFKNL M9ndFVopFKWWub5Qpu4r+MkVV3sBU4llYlE+Ru/5kZOty3mHKAmbWD8IG /4xBBiB250kzsk+4nql1IEfW8FH0O8+MpDG4Z3aBedXnMd7Q1PEmD0gke IVRU0iQs9eB51uAncPmYuK3mZBRTvfS0KCK9Z2fhHgTh0m9DvhcR6hUM1 Q==; X-IronPort-AV: E=McAfee;i="6600,9927,10736"; a="338022115" X-IronPort-AV: E=Sophos;i="6.00,230,1681196400"; d="scan'208";a="338022115" Received: from orsmga002.jf.intel.com ([10.7.209.21]) by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 09 Jun 2023 11:37:04 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=McAfee;i="6600,9927,10736"; a="710443981" X-IronPort-AV: E=Sophos;i="6.00,230,1681196400"; d="scan'208";a="710443981" Received: from black.fi.intel.com (HELO black.fi.intel.com.) ([10.237.72.28]) by orsmga002.jf.intel.com with ESMTP; 09 Jun 2023 11:37:01 -0700 From: Alexander Shishkin To: linux-kernel@vger.kernel.org, x86@kernel.org, Andy Lutomirski , Dave Hansen , Ravi Shankar , Tony Luck , Sohil Mehta Cc: Alexander Shishkin Subject: [PATCH v3 04/12] x86/cpu: Enable LASS during CPU initialization Date: Fri, 9 Jun 2023 21:36:24 +0300 Message-Id: <20230609183632.48706-5-alexander.shishkin@linux.intel.com> X-Mailer: git-send-email 2.39.2 In-Reply-To: <20230609183632.48706-1-alexander.shishkin@linux.intel.com> References: <20230609183632.48706-1-alexander.shishkin@linux.intel.com> MIME-Version: 1.0 X-Spam-Status: No, score=-4.3 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_EF,RCVD_IN_DNSWL_MED,SPF_HELO_NONE, SPF_NONE,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1768251679964817487?= X-GMAIL-MSGID: =?utf-8?q?1768251679964817487?= From: Sohil Mehta Being a security feature, enable LASS by default if the platform supports it. Signed-off-by: Sohil Mehta Signed-off-by: Alexander Shishkin --- arch/x86/kernel/cpu/common.c | 7 +++++++ 1 file changed, 7 insertions(+) diff --git a/arch/x86/kernel/cpu/common.c b/arch/x86/kernel/cpu/common.c index 80710a68ef7d..315cc67ba93a 100644 --- a/arch/x86/kernel/cpu/common.c +++ b/arch/x86/kernel/cpu/common.c @@ -413,6 +413,12 @@ static __always_inline void setup_umip(struct cpuinfo_x86 *c) cr4_clear_bits(X86_CR4_UMIP); } +static __always_inline void setup_lass(struct cpuinfo_x86 *c) +{ + if (cpu_feature_enabled(X86_FEATURE_LASS)) + cr4_set_bits(X86_CR4_LASS); +} + /* These bits should not change their value after CPU init is finished. */ static const unsigned long cr4_pinned_mask = X86_CR4_SMEP | X86_CR4_SMAP | X86_CR4_UMIP | @@ -1859,6 +1865,7 @@ static void identify_cpu(struct cpuinfo_x86 *c) setup_smep(c); setup_smap(c); setup_umip(c); + setup_lass(c); /* Enable FSGSBASE instructions if available. */ if (cpu_has(c, X86_FEATURE_FSGSBASE)) {