Message ID | 20230607063139.621351-3-dario.binacchi@amarulasolutions.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp50771vqr; Tue, 6 Jun 2023 23:39:45 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5pNz99HJ+8IZny/Su3gPD1v+2qyQ0JLu0wjE6hfG60At8L4qjx3cCE1d/wWEOiGf4Lo6aY X-Received: by 2002:a17:902:d34b:b0:1ac:6d4c:c26a with SMTP id l11-20020a170902d34b00b001ac6d4cc26amr2144400plk.14.1686119985200; Tue, 06 Jun 2023 23:39:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686119985; cv=none; d=google.com; s=arc-20160816; b=E2IPgxWTjQRDAj2oUUPA7loPyFgCDzFzPOJGdeNLYIQWRZEUDq4bdsnTvThZNoMMlN 5cc3/sH9MF5QVKp3ZLiYth99iOaN+OS14EGyUEw6HAxM1Ui3GpOaaQu6RNQwdMkMfswO QD362zw4URK7s2jkPSm4jMVwpRFkxGPn70qdf+T7cJ5HkZYbnFD24lulnhYV28bGTNDr pwVDAW8/glL4B6nC6fI1FfIGJShrfHk/fW69UD91BUzlgOD1UUBVg+D3WpducKZmz0gl u7bPjRR/f+u5k/34PuJ/gQq2JRUYyOAwXW8h3yCj03KMMEXjnwoE9YN1VEM2BYK3OYVS PY4w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=3QAQ0RCZfE4mrNQglSUgy3WeBMWWHrgZHNbJHgr6400=; b=Qo5exHBxHIOutZ33EfOUPJPakf/pnsIfebdJDh9OlcTjJ6NjLTJx8FDg9TfnU1i+rU AjfzYcbQFYMpJFMk0twY598OpQfEaD/fB6T77mTfwDkYCZXVH5xGoL5kIJ7pyw+YaR// i9aGNP6Wg1Ho79TmDDGCSzZUOHUWleDCtTaUH4iAFLyBoIRFoSX2e7hMuJxkQwqkybC+ 1/geBpKTh51nbCgNhiGQSsZennXohLwRAoZBm6Pk1ixWNKthC+VUMrFtupG2kdvNj9Pc FY0HYvBEoXw7xijk+lWNt90uvoumTUt08qxq6Uo5/bKcZmvvI1RY3UgucKRPpfvfRwMe p/mA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=h2Pc0QIy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id q1-20020a170902b10100b001a9ba4690casi8114727plr.295.2023.06.06.23.39.29; Tue, 06 Jun 2023 23:39:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=h2Pc0QIy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=amarulasolutions.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234057AbjFGGcB (ORCPT <rfc822;literming00@gmail.com> + 99 others); Wed, 7 Jun 2023 02:32:01 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54380 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234897AbjFGGbz (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Wed, 7 Jun 2023 02:31:55 -0400 Received: from mail-wm1-x331.google.com (mail-wm1-x331.google.com [IPv6:2a00:1450:4864:20::331]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D49A81AC for <linux-kernel@vger.kernel.org>; Tue, 6 Jun 2023 23:31:48 -0700 (PDT) Received: by mail-wm1-x331.google.com with SMTP id 5b1f17b1804b1-3f6a6b9c079so56661265e9.1 for <linux-kernel@vger.kernel.org>; Tue, 06 Jun 2023 23:31:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; t=1686119507; x=1688711507; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=3QAQ0RCZfE4mrNQglSUgy3WeBMWWHrgZHNbJHgr6400=; b=h2Pc0QIyc0c+Ese5gn0TQbG4jtXqWPFGxlfBBI4qujJ5j/PoVbvqSoaNEQ5xdAEJ8r wG5F7picdZbAFya6ifGi2vPrn206t16wb3TdMMWdCXBPR3DwE1124jwS8JPUaU59iIH2 YcvO5fxeJnu0eXHh6LljL7+ZFDLu59JPVXN6g= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1686119507; x=1688711507; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=3QAQ0RCZfE4mrNQglSUgy3WeBMWWHrgZHNbJHgr6400=; b=JpacvGy5m3+IxHll8unjxPpgZFcneLOXQ96r/0mWmjhllphob2zZQ1/ygqOm5kxPEt 32ZVCyr1TaDqOVofmd4Mth57bpXkOR/zCplZYxwjza4gdOXA40mHIMp4rhKLgER2hYyU NHd4inYbAK6tPOZIcV5ejEh66Y4rfKlnW33rJkKFjaqP3TNkJqXcZH1o1wZ04Q3VBepm o78hfqH+ZaH3u4dnlxHkI9gnzHfHq/rHLLZ111efnH935mYfdFdyhxn+Gr6m16k493yf G2X0/hdb7RKi0S22qFLBBeT0ekpWQBN9DPdcaFQcl3uP2+ixtmf1FUGz+GTMPOyIoanm GVWg== X-Gm-Message-State: AC+VfDytkMxAmq/L5ZPRCHX4RWHTIpy/23PykcoY0tpXKaChAZNxOwOj SLK1NaeLUsU4RbZnxtUUnC2VeGCQUzzoL3qHc9Dchg== X-Received: by 2002:a1c:4c11:0:b0:3f7:408e:b89a with SMTP id z17-20020a1c4c11000000b003f7408eb89amr3494250wmf.37.1686119507059; Tue, 06 Jun 2023 23:31:47 -0700 (PDT) Received: from dario-ThinkPad-T14s-Gen-2i.. ([37.159.114.163]) by smtp.gmail.com with ESMTPSA id m6-20020adff386000000b0030630120e56sm14385127wro.57.2023.06.06.23.31.45 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 06 Jun 2023 23:31:46 -0700 (PDT) From: Dario Binacchi <dario.binacchi@amarulasolutions.com> To: linux-kernel@vger.kernel.org Cc: Raphael Gallais-Pou <raphael.gallais-pou@foss.st.com>, linux-arm-kernel@lists.infradead.org, dri-devel@lists.freedesktop.org, Philippe Cornu <philippe.cornu@foss.st.com>, Amarula patchwork <linux-amarula@amarulasolutions.com>, Maxime Coquelin <mcoquelin.stm32@gmail.com>, michael@amarulasolutions.com, linux-stm32@st-md-mailman.stormreply.com, Alexandre Torgue <alexandre.torgue@foss.st.com>, Dario Binacchi <dario.binacchi@amarulasolutions.com>, Conor Dooley <conor+dt@kernel.org>, Krzysztof Kozlowski <krzysztof.kozlowski+dt@linaro.org>, Rob Herring <robh+dt@kernel.org>, devicetree@vger.kernel.org Subject: [RESEND PATCH v2 2/6] ARM: dts: stm32: add pin map for LTDC on stm32f7 Date: Wed, 7 Jun 2023 08:31:35 +0200 Message-Id: <20230607063139.621351-3-dario.binacchi@amarulasolutions.com> X-Mailer: git-send-email 2.32.0 In-Reply-To: <20230607063139.621351-1-dario.binacchi@amarulasolutions.com> References: <20230607063139.621351-1-dario.binacchi@amarulasolutions.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1768024949806207520?= X-GMAIL-MSGID: =?utf-8?q?1768024949806207520?= |
Series |
Add display support on the stm32f746-disco board
|
|
Commit Message
Dario Binacchi
June 7, 2023, 6:31 a.m. UTC
Add pin configurations for using LTDC (LCD-tft Display Controller) on
stm32f746-disco board.
Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com>
---
(no changes since v1)
arch/arm/boot/dts/stm32f7-pinctrl.dtsi | 35 ++++++++++++++++++++++++++
1 file changed, 35 insertions(+)
Comments
Hi Dario On 6/7/23 08:31, Dario Binacchi wrote: > Add pin configurations for using LTDC (LCD-tft Display Controller) on > stm32f746-disco board. > > Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com> > --- > > (no changes since v1) > > arch/arm/boot/dts/stm32f7-pinctrl.dtsi | 35 ++++++++++++++++++++++++++ > 1 file changed, 35 insertions(+) > > diff --git a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi > index 9f65403295ca..f3f90b9bcd61 100644 > --- a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi > +++ b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi > @@ -365,6 +365,41 @@ pins2 { > bias-pull-up; > }; > }; > + > + > + ltdc_pins_a: ltdc-pins-a-0 { ltdc-pins-a-0 --> ltdc-pins-0 is a bit cleaner. I know that I have to fix sdio pins nodes in this file to keep the same spirit for all group names. If there is no V3 I wil do it directly when I'll apply DT patches if you agree. Alex > + pins { > + pinmux = <STM32_PINMUX('E', 4, AF14)>, /* LCD_B0 */ > + <STM32_PINMUX('G',12, AF9)>, /* LCD_B4 */ > + <STM32_PINMUX('I', 9, AF14)>, /* LCD_VSYNC */ > + <STM32_PINMUX('I',10, AF14)>, /* LCD_HSYNC */ > + <STM32_PINMUX('I',14, AF14)>, /* LCD_CLK */ > + <STM32_PINMUX('I',15, AF14)>, /* LCD_R0 */ > + <STM32_PINMUX('J', 0, AF14)>, /* LCD_R1 */ > + <STM32_PINMUX('J', 1, AF14)>, /* LCD_R2 */ > + <STM32_PINMUX('J', 2, AF14)>, /* LCD_R3 */ > + <STM32_PINMUX('J', 3, AF14)>, /* LCD_R4 */ > + <STM32_PINMUX('J', 4, AF14)>, /* LCD_R5 */ > + <STM32_PINMUX('J', 5, AF14)>, /* LCD_R6 */ > + <STM32_PINMUX('J', 6, AF14)>, /* LCD_R7 */ > + <STM32_PINMUX('J', 7, AF14)>, /* LCD_G0 */ > + <STM32_PINMUX('J', 8, AF14)>, /* LCD_G1 */ > + <STM32_PINMUX('J', 9, AF14)>, /* LCD_G2 */ > + <STM32_PINMUX('J',10, AF14)>, /* LCD_G3 */ > + <STM32_PINMUX('J',11, AF14)>, /* LCD_G4 */ > + <STM32_PINMUX('J',13, AF14)>, /* LCD_B1 */ > + <STM32_PINMUX('J',14, AF14)>, /* LCD_B2 */ > + <STM32_PINMUX('J',15, AF14)>, /* LCD_B3 */ > + <STM32_PINMUX('K', 0, AF14)>, /* LCD_G5 */ > + <STM32_PINMUX('K', 1, AF14)>, /* LCD_G6 */ > + <STM32_PINMUX('K', 2, AF14)>, /* LCD_G7 */ > + <STM32_PINMUX('K', 4, AF14)>, /* LCD_B5 */ > + <STM32_PINMUX('K', 5, AF14)>, /* LCD_B6 */ > + <STM32_PINMUX('K', 6, AF14)>, /* LCD_B7 */ > + <STM32_PINMUX('K', 7, AF14)>; /* LCD_DE */ > + slew-rate = <2>; > + }; > + }; > }; > }; > };
Hi Alexandre, On Thu, Jun 8, 2023 at 2:42 PM Alexandre TORGUE <alexandre.torgue@foss.st.com> wrote: > > Hi Dario > > On 6/7/23 08:31, Dario Binacchi wrote: > > Add pin configurations for using LTDC (LCD-tft Display Controller) on > > stm32f746-disco board. > > > > Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com> > > --- > > > > (no changes since v1) > > > > arch/arm/boot/dts/stm32f7-pinctrl.dtsi | 35 ++++++++++++++++++++++++++ > > 1 file changed, 35 insertions(+) > > > > diff --git a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi > > index 9f65403295ca..f3f90b9bcd61 100644 > > --- a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi > > +++ b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi > > @@ -365,6 +365,41 @@ pins2 { > > bias-pull-up; > > }; > > }; > > + > > + > > + ltdc_pins_a: ltdc-pins-a-0 { > > ltdc-pins-a-0 --> ltdc-pins-0 is a bit cleaner. I know that I have to > fix sdio pins nodes in this file to keep the same spirit for all group > names. I have looked at the file arch/arm/boot/dts/stm32f7-pinctrl.dtsi, and based on the following nodes: usart1_pins_a: usart1-0 i2c1_pins_b: i2c1-0 can1_pins_a: can1-0 I have decided to rename ltdc-pins-a-0 to ltdc-0. I hope you agree. Thanks and regards, Dario > > If there is no V3 I wil do it directly when I'll apply DT patches if you > agree. > > Alex > > > > + pins { > > + pinmux = <STM32_PINMUX('E', 4, AF14)>, /* LCD_B0 */ > > + <STM32_PINMUX('G',12, AF9)>, /* LCD_B4 */ > > + <STM32_PINMUX('I', 9, AF14)>, /* LCD_VSYNC */ > > + <STM32_PINMUX('I',10, AF14)>, /* LCD_HSYNC */ > > + <STM32_PINMUX('I',14, AF14)>, /* LCD_CLK */ > > + <STM32_PINMUX('I',15, AF14)>, /* LCD_R0 */ > > + <STM32_PINMUX('J', 0, AF14)>, /* LCD_R1 */ > > + <STM32_PINMUX('J', 1, AF14)>, /* LCD_R2 */ > > + <STM32_PINMUX('J', 2, AF14)>, /* LCD_R3 */ > > + <STM32_PINMUX('J', 3, AF14)>, /* LCD_R4 */ > > + <STM32_PINMUX('J', 4, AF14)>, /* LCD_R5 */ > > + <STM32_PINMUX('J', 5, AF14)>, /* LCD_R6 */ > > + <STM32_PINMUX('J', 6, AF14)>, /* LCD_R7 */ > > + <STM32_PINMUX('J', 7, AF14)>, /* LCD_G0 */ > > + <STM32_PINMUX('J', 8, AF14)>, /* LCD_G1 */ > > + <STM32_PINMUX('J', 9, AF14)>, /* LCD_G2 */ > > + <STM32_PINMUX('J',10, AF14)>, /* LCD_G3 */ > > + <STM32_PINMUX('J',11, AF14)>, /* LCD_G4 */ > > + <STM32_PINMUX('J',13, AF14)>, /* LCD_B1 */ > > + <STM32_PINMUX('J',14, AF14)>, /* LCD_B2 */ > > + <STM32_PINMUX('J',15, AF14)>, /* LCD_B3 */ > > + <STM32_PINMUX('K', 0, AF14)>, /* LCD_G5 */ > > + <STM32_PINMUX('K', 1, AF14)>, /* LCD_G6 */ > > + <STM32_PINMUX('K', 2, AF14)>, /* LCD_G7 */ > > + <STM32_PINMUX('K', 4, AF14)>, /* LCD_B5 */ > > + <STM32_PINMUX('K', 5, AF14)>, /* LCD_B6 */ > > + <STM32_PINMUX('K', 6, AF14)>, /* LCD_B7 */ > > + <STM32_PINMUX('K', 7, AF14)>; /* LCD_DE */ > > + slew-rate = <2>; > > + }; > > + }; > > }; > > }; > > }; >
hi Dario On 6/9/23 08:21, Dario Binacchi wrote: > Hi Alexandre, > > On Thu, Jun 8, 2023 at 2:42 PM Alexandre TORGUE > <alexandre.torgue@foss.st.com> wrote: >> >> Hi Dario >> >> On 6/7/23 08:31, Dario Binacchi wrote: >>> Add pin configurations for using LTDC (LCD-tft Display Controller) on >>> stm32f746-disco board. >>> >>> Signed-off-by: Dario Binacchi <dario.binacchi@amarulasolutions.com> >>> --- >>> >>> (no changes since v1) >>> >>> arch/arm/boot/dts/stm32f7-pinctrl.dtsi | 35 ++++++++++++++++++++++++++ >>> 1 file changed, 35 insertions(+) >>> >>> diff --git a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi >>> index 9f65403295ca..f3f90b9bcd61 100644 >>> --- a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi >>> +++ b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi >>> @@ -365,6 +365,41 @@ pins2 { >>> bias-pull-up; >>> }; >>> }; >>> + >>> + >>> + ltdc_pins_a: ltdc-pins-a-0 { >> >> ltdc-pins-a-0 --> ltdc-pins-0 is a bit cleaner. I know that I have to >> fix sdio pins nodes in this file to keep the same spirit for all group >> names. > > I have looked at the file arch/arm/boot/dts/stm32f7-pinctrl.dtsi, and > based on the following nodes: > usart1_pins_a: usart1-0 > i2c1_pins_b: i2c1-0 > can1_pins_a: can1-0 > > I have decided to rename ltdc-pins-a-0 to ltdc-0. > > I hope you agree. Yes! perfect. Alex > > Thanks and regards, > > Dario > >> >> If there is no V3 I wil do it directly when I'll apply DT patches if you >> agree. >> >> Alex >> >> >>> + pins { >>> + pinmux = <STM32_PINMUX('E', 4, AF14)>, /* LCD_B0 */ >>> + <STM32_PINMUX('G',12, AF9)>, /* LCD_B4 */ >>> + <STM32_PINMUX('I', 9, AF14)>, /* LCD_VSYNC */ >>> + <STM32_PINMUX('I',10, AF14)>, /* LCD_HSYNC */ >>> + <STM32_PINMUX('I',14, AF14)>, /* LCD_CLK */ >>> + <STM32_PINMUX('I',15, AF14)>, /* LCD_R0 */ >>> + <STM32_PINMUX('J', 0, AF14)>, /* LCD_R1 */ >>> + <STM32_PINMUX('J', 1, AF14)>, /* LCD_R2 */ >>> + <STM32_PINMUX('J', 2, AF14)>, /* LCD_R3 */ >>> + <STM32_PINMUX('J', 3, AF14)>, /* LCD_R4 */ >>> + <STM32_PINMUX('J', 4, AF14)>, /* LCD_R5 */ >>> + <STM32_PINMUX('J', 5, AF14)>, /* LCD_R6 */ >>> + <STM32_PINMUX('J', 6, AF14)>, /* LCD_R7 */ >>> + <STM32_PINMUX('J', 7, AF14)>, /* LCD_G0 */ >>> + <STM32_PINMUX('J', 8, AF14)>, /* LCD_G1 */ >>> + <STM32_PINMUX('J', 9, AF14)>, /* LCD_G2 */ >>> + <STM32_PINMUX('J',10, AF14)>, /* LCD_G3 */ >>> + <STM32_PINMUX('J',11, AF14)>, /* LCD_G4 */ >>> + <STM32_PINMUX('J',13, AF14)>, /* LCD_B1 */ >>> + <STM32_PINMUX('J',14, AF14)>, /* LCD_B2 */ >>> + <STM32_PINMUX('J',15, AF14)>, /* LCD_B3 */ >>> + <STM32_PINMUX('K', 0, AF14)>, /* LCD_G5 */ >>> + <STM32_PINMUX('K', 1, AF14)>, /* LCD_G6 */ >>> + <STM32_PINMUX('K', 2, AF14)>, /* LCD_G7 */ >>> + <STM32_PINMUX('K', 4, AF14)>, /* LCD_B5 */ >>> + <STM32_PINMUX('K', 5, AF14)>, /* LCD_B6 */ >>> + <STM32_PINMUX('K', 6, AF14)>, /* LCD_B7 */ >>> + <STM32_PINMUX('K', 7, AF14)>; /* LCD_DE */ >>> + slew-rate = <2>; >>> + }; >>> + }; >>> }; >>> }; >>> }; >> > >
diff --git a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi index 9f65403295ca..f3f90b9bcd61 100644 --- a/arch/arm/boot/dts/stm32f7-pinctrl.dtsi +++ b/arch/arm/boot/dts/stm32f7-pinctrl.dtsi @@ -365,6 +365,41 @@ pins2 { bias-pull-up; }; }; + + + ltdc_pins_a: ltdc-pins-a-0 { + pins { + pinmux = <STM32_PINMUX('E', 4, AF14)>, /* LCD_B0 */ + <STM32_PINMUX('G',12, AF9)>, /* LCD_B4 */ + <STM32_PINMUX('I', 9, AF14)>, /* LCD_VSYNC */ + <STM32_PINMUX('I',10, AF14)>, /* LCD_HSYNC */ + <STM32_PINMUX('I',14, AF14)>, /* LCD_CLK */ + <STM32_PINMUX('I',15, AF14)>, /* LCD_R0 */ + <STM32_PINMUX('J', 0, AF14)>, /* LCD_R1 */ + <STM32_PINMUX('J', 1, AF14)>, /* LCD_R2 */ + <STM32_PINMUX('J', 2, AF14)>, /* LCD_R3 */ + <STM32_PINMUX('J', 3, AF14)>, /* LCD_R4 */ + <STM32_PINMUX('J', 4, AF14)>, /* LCD_R5 */ + <STM32_PINMUX('J', 5, AF14)>, /* LCD_R6 */ + <STM32_PINMUX('J', 6, AF14)>, /* LCD_R7 */ + <STM32_PINMUX('J', 7, AF14)>, /* LCD_G0 */ + <STM32_PINMUX('J', 8, AF14)>, /* LCD_G1 */ + <STM32_PINMUX('J', 9, AF14)>, /* LCD_G2 */ + <STM32_PINMUX('J',10, AF14)>, /* LCD_G3 */ + <STM32_PINMUX('J',11, AF14)>, /* LCD_G4 */ + <STM32_PINMUX('J',13, AF14)>, /* LCD_B1 */ + <STM32_PINMUX('J',14, AF14)>, /* LCD_B2 */ + <STM32_PINMUX('J',15, AF14)>, /* LCD_B3 */ + <STM32_PINMUX('K', 0, AF14)>, /* LCD_G5 */ + <STM32_PINMUX('K', 1, AF14)>, /* LCD_G6 */ + <STM32_PINMUX('K', 2, AF14)>, /* LCD_G7 */ + <STM32_PINMUX('K', 4, AF14)>, /* LCD_B5 */ + <STM32_PINMUX('K', 5, AF14)>, /* LCD_B6 */ + <STM32_PINMUX('K', 6, AF14)>, /* LCD_B7 */ + <STM32_PINMUX('K', 7, AF14)>; /* LCD_DE */ + slew-rate = <2>; + }; + }; }; }; };