From patchwork Tue Jun 6 18:22:07 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nishanth Menon X-Patchwork-Id: 104026 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp3591233vqr; Tue, 6 Jun 2023 11:27:37 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4HKSIZE29HrMpJPQPqczKEuetzYMP88+XEjm6IBFwtmS/BmmAB8thr8dbs+4AXO60BcErw X-Received: by 2002:a05:620a:8c8d:b0:75b:23a1:834e with SMTP id ra13-20020a05620a8c8d00b0075b23a1834emr599746qkn.73.1686076057059; Tue, 06 Jun 2023 11:27:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1686076057; cv=none; d=google.com; s=arc-20160816; b=elt9dcQem9P4E64P5kypE7ryx7u9XyjA9AljSbaUmI2u9SPoy9VKN2wJqv4effRSr8 rIbyqC82p3UYmqHhYXKws3Zs+oT7/er6mk37zDDwNvwDcOanF6+oX4qCk4RCos45tAP7 d8q0uMxdgjnuXgcuRHM+YZaNk8BvNxZm7ABjVAB/yoK1nI8TwBw62UzZR+9m/iDEdIHf dwYT5Xbwp4zJkNzCfIJkgT+HLUac+QyqJJE5USsB0YbfIFcRocfjGhZfzl8GOQ39kKCN W031mJ7WXSYdQHZfv1DuNCE8lYRzsUxRMpD9IjIbClr2X3WPe9F6JnnYmUHKyzCZ1WA9 IBUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Lal+xNbZ0/gdLtgAjGYSiTiFJlFFnIFf6O90MOdw9tI=; b=XUfPcy0O7w0MfdZgniMHT7hIvWusu9j9bnsduPa6FlIa8EX62cmXITbvyOZjHozhEf QSofF+il0B+V5Jl3XXOAK4bAF9/iW8NMGIYI5Ih5EJ9XBQ/iYP7pT0w/9R+6Zx9oYPTt Cx7m3uyAAYHJTtbr5i1yJq/NMvVBxeZa8rgHXufblsxofGe9eacqBFLPk12tFl4ZCgyi 9ay1NNEMEvRoEvMnYbY+tdG+zYnmEznKwZ5ocKhK+cTsIl8bkJpn/MBh7+45Fez+lsl4 gydiMr7JMAeAhNpovu90Mb+PA1PBT8Hstz+ajxirjrZyWYMI3fE4WdsGYIgjLLpqCefW NfzA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=mQ7hae7R; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id cz7-20020a05620a36c700b0073baa1d934esi6188684qkb.689.2023.06.06.11.27.22; Tue, 06 Jun 2023 11:27:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=mQ7hae7R; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S238990AbjFFSXg (ORCPT + 99 others); Tue, 6 Jun 2023 14:23:36 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40072 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S238639AbjFFSW7 (ORCPT ); Tue, 6 Jun 2023 14:22:59 -0400 Received: from fllv0015.ext.ti.com (fllv0015.ext.ti.com [198.47.19.141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7AC37170B; Tue, 6 Jun 2023 11:22:42 -0700 (PDT) Received: from lelv0266.itg.ti.com ([10.180.67.225]) by fllv0015.ext.ti.com (8.15.2/8.15.2) with ESMTP id 356IMNLl044643; Tue, 6 Jun 2023 13:22:23 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1686075743; bh=Lal+xNbZ0/gdLtgAjGYSiTiFJlFFnIFf6O90MOdw9tI=; h=From:To:CC:Subject:Date:In-Reply-To:References; b=mQ7hae7R+72WQwi8WvdAlCGQFWnfn64ks5nSjyBwc/KtUvGDEEJyhsDt6/zPxj+mm Cu0KkkymIci1fdrn4Fy/+0XunnoTIKzmcDK9pvVri597nqybkC5pexUL879Lc57+7l H8XGf4sgM0iOMOt9ul65+2ODiT79rjWhnuQlBvCY= Received: from DLEE111.ent.ti.com (dlee111.ent.ti.com [157.170.170.22]) by lelv0266.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 356IMNTb089007 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Tue, 6 Jun 2023 13:22:23 -0500 Received: from DLEE101.ent.ti.com (157.170.170.31) by DLEE111.ent.ti.com (157.170.170.22) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23; Tue, 6 Jun 2023 13:22:22 -0500 Received: from lelv0327.itg.ti.com (10.180.67.183) by DLEE101.ent.ti.com (157.170.170.31) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.2507.23 via Frontend Transport; Tue, 6 Jun 2023 13:22:22 -0500 Received: from localhost (ileaxei01-snat2.itg.ti.com [10.180.69.6]) by lelv0327.itg.ti.com (8.15.2/8.15.2) with ESMTP id 356IMMKt016541; Tue, 6 Jun 2023 13:22:22 -0500 From: Nishanth Menon To: Conor Dooley , Krzysztof Kozlowski , Rob Herring CC: , , , Tero Kristo , Vignesh Raghavendra , Udit Kumar , Nishanth Menon Subject: [PATCH V2 01/14] arm64: dts: ti: k3-j721e-sk: Fixup reference to phandles array Date: Tue, 6 Jun 2023 13:22:07 -0500 Message-ID: <20230606182220.3661956-2-nm@ti.com> X-Mailer: git-send-email 2.40.0 In-Reply-To: <20230606182220.3661956-1-nm@ti.com> References: <20230606182220.3661956-1-nm@ti.com> MIME-Version: 1.0 X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 X-Spam-Status: No, score=-4.4 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_PASS,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1767978887524914167?= X-GMAIL-MSGID: =?utf-8?q?1767978887524914167?= When referring to array of phandles, using <> to separate the array entries is better notation as it makes potential errors with phandle and cell arguments easier to catch. Fix the outliers to be consistent with the rest of the usage. Signed-off-by: Nishanth Menon --- No Changes since v1 V1: https://lore.kernel.org/r/20230601152636.858553-2-nm@ti.com arch/arm64/boot/dts/ti/k3-j721e-sk.dts | 20 ++++++++++---------- 1 file changed, 10 insertions(+), 10 deletions(-) diff --git a/arch/arm64/boot/dts/ti/k3-j721e-sk.dts b/arch/arm64/boot/dts/ti/k3-j721e-sk.dts index f650a7fd66b4..1311211c391e 100644 --- a/arch/arm64/boot/dts/ti/k3-j721e-sk.dts +++ b/arch/arm64/boot/dts/ti/k3-j721e-sk.dts @@ -781,7 +781,7 @@ &tscadc1 { &mcu_cpsw { pinctrl-names = "default"; - pinctrl-0 = <&mcu_cpsw_pins_default &mcu_mdio_pins_default>; + pinctrl-0 = <&mcu_cpsw_pins_default>, <&mcu_mdio_pins_default>; }; &davinci_mdio { @@ -1008,55 +1008,55 @@ mbox_c71_0: mbox-c71-0 { }; &mcu_r5fss0_core0 { - mboxes = <&mailbox0_cluster0 &mbox_mcu_r5fss0_core0>; + mboxes = <&mailbox0_cluster0>, <&mbox_mcu_r5fss0_core0>; memory-region = <&mcu_r5fss0_core0_dma_memory_region>, <&mcu_r5fss0_core0_memory_region>; }; &mcu_r5fss0_core1 { - mboxes = <&mailbox0_cluster0 &mbox_mcu_r5fss0_core1>; + mboxes = <&mailbox0_cluster0>, <&mbox_mcu_r5fss0_core1>; memory-region = <&mcu_r5fss0_core1_dma_memory_region>, <&mcu_r5fss0_core1_memory_region>; }; &main_r5fss0_core0 { - mboxes = <&mailbox0_cluster1 &mbox_main_r5fss0_core0>; + mboxes = <&mailbox0_cluster1>, <&mbox_main_r5fss0_core0>; memory-region = <&main_r5fss0_core0_dma_memory_region>, <&main_r5fss0_core0_memory_region>; }; &main_r5fss0_core1 { - mboxes = <&mailbox0_cluster1 &mbox_main_r5fss0_core1>; + mboxes = <&mailbox0_cluster1>, <&mbox_main_r5fss0_core1>; memory-region = <&main_r5fss0_core1_dma_memory_region>, <&main_r5fss0_core1_memory_region>; }; &main_r5fss1_core0 { - mboxes = <&mailbox0_cluster2 &mbox_main_r5fss1_core0>; + mboxes = <&mailbox0_cluster2>, <&mbox_main_r5fss1_core0>; memory-region = <&main_r5fss1_core0_dma_memory_region>, <&main_r5fss1_core0_memory_region>; }; &main_r5fss1_core1 { - mboxes = <&mailbox0_cluster2 &mbox_main_r5fss1_core1>; + mboxes = <&mailbox0_cluster2>, <&mbox_main_r5fss1_core1>; memory-region = <&main_r5fss1_core1_dma_memory_region>, <&main_r5fss1_core1_memory_region>; }; &c66_0 { - mboxes = <&mailbox0_cluster3 &mbox_c66_0>; + mboxes = <&mailbox0_cluster3>, <&mbox_c66_0>; memory-region = <&c66_0_dma_memory_region>, <&c66_0_memory_region>; }; &c66_1 { - mboxes = <&mailbox0_cluster3 &mbox_c66_1>; + mboxes = <&mailbox0_cluster3>, <&mbox_c66_1>; memory-region = <&c66_1_dma_memory_region>, <&c66_1_memory_region>; }; &c71_0 { - mboxes = <&mailbox0_cluster4 &mbox_c71_0>; + mboxes = <&mailbox0_cluster4>, <&mbox_c71_0>; memory-region = <&c71_0_dma_memory_region>, <&c71_0_memory_region>; };