Message ID | 20230603200243.243878-17-varshini.rajendran@microchip.com |
---|---|
State | New |
Headers |
Return-Path: <linux-kernel-owner@vger.kernel.org> Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp1840833vqr; Sat, 3 Jun 2023 13:55:29 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7oIiV9wyBEIuvK/RjhW+huTVdGzHUYFBvs1feLZzm3yQpPF+vzi9Oeg6163qvUxvlMV1IF X-Received: by 2002:a05:6a20:4413:b0:100:3964:6cb with SMTP id ce19-20020a056a20441300b00100396406cbmr3135490pzb.40.1685825729725; Sat, 03 Jun 2023 13:55:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685825729; cv=none; d=google.com; s=arc-20160816; b=CWg8RDMcuw2WHIms+qNy7VdSwFyq54me3hyXYF0iwx+NM4SZOpacun97UpsqiyPfIv 3wPM8JH2sliE4ux/rmisyv12HYF61C8Q5R/VZOon9RMk8rmHK5WHPjZm8L1YTYuWh8xX JjHCLWSiBEvdI4yY3OUM6qqZItHf2bQBn4f7UNGkMiYoFiJrVCCFAS0Vy8D1GOoCC8cf qi1bzjfE8zlzOB8tnPpjbU9NWo2x8NrTebimdhaPpLY8ezn/QtP0snWBR0QZmOIc0n9G WFkY2r+q8OdSMQZe+gZRk+UaIZbXCbL2BAOezjYyHF6XfGWMcaEnnAFtsQCUI7sZTENc kLZA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=5G33tiPoDWd46Q/MAKWsuoe8Lsa46ZNxTp2fJtjrlyY=; b=vk7pZBdGPgHjVF1lTeacMcGyAGnAhmmCxvqFhxiOKUebggeO0plO7qB+LAJ+MZmVC7 uirPRfWiRE2Oj7y3PSJD+d5NEEnFv0COLIL4dYemodXi8J3YprBIcVWG8SoP5MDrp5g4 LAfsK+h556NU5hRVRzbstdN76HtN0OlKaX8FFvA/DAr4CjHExAH9caKdwKFP3V3mKOiR UYfV7YO6GNwQBZm5irWHr6Wy05eek6OJxOIMpp7mTKTS9ZaHT9DKj9pme+iZGtlcjmft e3PMpiEImjsLyN0IetiWrVKW7wQGMDl1MRUDvvcAxWSH566u5Z1irOHtEB5rcEzo5BFK jwJg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=nBqI7VWy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id h189-20020a636cc6000000b0053eefa04dc0si3095710pgc.276.2023.06.03.13.55.17; Sat, 03 Jun 2023 13:55:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=nBqI7VWy; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231782AbjFCUIv (ORCPT <rfc822;stefanalexe802@gmail.com> + 99 others); Sat, 3 Jun 2023 16:08:51 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:51458 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231144AbjFCUID (ORCPT <rfc822;linux-kernel@vger.kernel.org>); Sat, 3 Jun 2023 16:08:03 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 9AAF310DC; Sat, 3 Jun 2023 13:07:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1685822856; x=1717358856; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=xbMFJDkuvSAVzLORTJHW0ZL04qI1N0hFjbaAsJ5qgb0=; b=nBqI7VWyXXR62muB4JtVZap2kyYltMqU5qPeeGyKZFkVVetB4fccGb/A DpWd3dOqdmJc0OQ4YregWn9IUddlcOcf7VBjWNvGBbFvPJ7OP6uMBumNH m7j1mA3SPZQuhiPmZKwbRxs92DjKIRhpVOPAO0oadG9Gtgvknjrg8GFrz pXFmbKMZQCG1Py3VoI82iueE0JGotbIOhyi+9a92QU+09DI9LGmS0kAst p7yYhHYMt9RJKqH7v5umIaY+ryYmALNCLsssc6fLM/ZaKLYVcGjkB+/C+ nvUSJ/ZLqL8eHgLpAsTRQN5yTRZ0dRFw3eAHH1ZdhEl/Xur7XmVFlh0dy A==; X-IronPort-AV: E=Sophos;i="6.00,216,1681196400"; d="scan'208";a="214485489" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 03 Jun 2023 13:06:37 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex03.mchp-main.com (10.10.85.151) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Sat, 3 Jun 2023 13:06:35 -0700 Received: from che-lt-i67070.amer.actel.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.21 via Frontend Transport; Sat, 3 Jun 2023 13:06:23 -0700 From: Varshini Rajendran <varshini.rajendran@microchip.com> To: <tglx@linutronix.de>, <maz@kernel.org>, <robh+dt@kernel.org>, <krzysztof.kozlowski+dt@linaro.org>, <conor+dt@kernel.org>, <nicolas.ferre@microchip.com>, <alexandre.belloni@bootlin.com>, <claudiu.beznea@microchip.com>, <davem@davemloft.net>, <edumazet@google.com>, <kuba@kernel.org>, <pabeni@redhat.com>, <gregkh@linuxfoundation.org>, <linux@armlinux.org.uk>, <mturquette@baylibre.com>, <sboyd@kernel.org>, <sre@kernel.org>, <broonie@kernel.org>, <varshini.rajendran@microchip.com>, <arnd@arndb.de>, <gregory.clement@bootlin.com>, <sudeep.holla@arm.com>, <balamanikandan.gunasundar@microchip.com>, <mihai.sain@microchip.com>, <linux-kernel@vger.kernel.org>, <devicetree@vger.kernel.org>, <linux-arm-kernel@lists.infradead.org>, <netdev@vger.kernel.org>, <linux-usb@vger.kernel.org>, <linux-clk@vger.kernel.org>, <linux-pm@vger.kernel.org> CC: <Hari.PrasathGE@microchip.com>, <cristian.birsan@microchip.com>, <durai.manickamkr@microchip.com>, <manikandan.m@microchip.com>, <dharma.b@microchip.com>, <nayabbasha.sayed@microchip.com>, <balakrishnan.s@microchip.com> Subject: [PATCH 16/21] irqchip/atmel-aic5: Add support for sam9x7 aic Date: Sun, 4 Jun 2023 01:32:38 +0530 Message-ID: <20230603200243.243878-17-varshini.rajendran@microchip.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20230603200243.243878-1-varshini.rajendran@microchip.com> References: <20230603200243.243878-1-varshini.rajendran@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain X-Spam-Status: No, score=-4.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_NONE,T_SCC_BODY_TEXT_LINE,URIBL_BLOCKED autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: <linux-kernel.vger.kernel.org> X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1767716400368376264?= X-GMAIL-MSGID: =?utf-8?q?1767716400368376264?= |
Series |
Add support for sam9x7 SoC family
|
|
Commit Message
Varshini Rajendran
June 3, 2023, 8:02 p.m. UTC
From: Hari Prasath <Hari.PrasathGE@microchip.com> Add support for the Advanced interrupt controller(AIC) chip in the sam9x7. Signed-off-by: Hari Prasath <Hari.PrasathGE@microchip.com> Signed-off-by: Varshini Rajendran <varshini.rajendran@microchip.com> --- drivers/irqchip/irq-atmel-aic5.c | 10 ++++++++++ 1 file changed, 10 insertions(+)
diff --git a/drivers/irqchip/irq-atmel-aic5.c b/drivers/irqchip/irq-atmel-aic5.c index 145535bd7560..bab11900f3ef 100644 --- a/drivers/irqchip/irq-atmel-aic5.c +++ b/drivers/irqchip/irq-atmel-aic5.c @@ -320,6 +320,7 @@ static const struct of_device_id aic5_irq_fixups[] __initconst = { { .compatible = "atmel,sama5d3", .data = sama5d3_aic_irq_fixup }, { .compatible = "atmel,sama5d4", .data = sama5d3_aic_irq_fixup }, { .compatible = "microchip,sam9x60", .data = sam9x60_aic_irq_fixup }, + { .compatible = "microchip,sam9x7", .data = sam9x60_aic_irq_fixup }, { /* sentinel */ }, }; @@ -406,3 +407,12 @@ static int __init sam9x60_aic5_of_init(struct device_node *node, return aic5_of_init(node, parent, NR_SAM9X60_IRQS); } IRQCHIP_DECLARE(sam9x60_aic5, "microchip,sam9x60-aic", sam9x60_aic5_of_init); + +#define NR_SAM9X7_IRQS 70 + +static int __init sam9x7_aic5_of_init(struct device_node *node, + struct device_node *parent) +{ + return aic5_of_init(node, parent, NR_SAM9X7_IRQS); +} +IRQCHIP_DECLARE(sam9x7_aic5, "microchip,sam9x7-aic", sam9x7_aic5_of_init);