From patchwork Thu Jun 1 10:09:49 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Neil Armstrong X-Patchwork-Id: 101872 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp203825vqr; Thu, 1 Jun 2023 03:36:28 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ54iQat2rZOVFJoAYcpuwrhr+9fchssM9vmOG3WS6WtSHf7QqPA4l3IgGh4SBnM81HctMuC X-Received: by 2002:a92:d3c7:0:b0:331:55d1:92e with SMTP id c7-20020a92d3c7000000b0033155d1092emr5491859ilh.17.1685615787777; Thu, 01 Jun 2023 03:36:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685615787; cv=none; d=google.com; s=arc-20160816; b=fsxfPxw1PzB8aK06XoE9SVis1l8QH+XVlDts+6THYHMlqWHIBnY3Px7tDdcBmPQ1C1 4rAyvDFLOZ5EvbXnvK0bC3MykwszMiIrJGtqf0s9aInmueuEOTGmiCFlsXizE/8BBH7P X1JghPtIQ5Ro8Y5/Oa2TKTuxvDxQZ+4/amIw/mEfVCW9Tl0PFdMVfFvrxOQ0KtiO/LE4 552pO7yrVQjnQiTe/wCskM4EvGRHEZQXriPYB1F8VoJiJa0EgJQCiYmoW55Y7B0MbYMk iOFwafSwKn1a3mkLhYfzkOWumR4ZKUgdNmiv8YgwLcRujUvT3iHNajC/Ep4bT4x3B7Rw i4/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from :dkim-signature; bh=LWxp0A9f2AiWgsptaHzRYn+xtrjX1untDQt897ukbeo=; b=sSwMEUC2K1pkuELT6J+SuuCTE5z3kRWKibLa9i43zNuChC+5JOQo2+NzJrc4M5E0X8 Xrca9QlbW7XD4Pt695ChALjfDDLJ5n9iw8vCpoGZ95rKIQXvp0Y2V/+1SAqXQ+8Zz1mJ u5wcmqLov5bcJmz/Q5U8jiHz07okYSMRPydYQEPyMPJoOD7GcY4lAi65K+00ILjV6z+c UGa+1EeKxrJERM1I3h8FFIdP1vUVbUAE4QBCARbqPZXkbSo9Rqt9Kv9nqcKsUwxv06wC 72F+Hwja1i+HErmYbB5bKdfodTdxRvWY6ztdoLQ3/VWC4UJgjAWm2z7D9+7aXJVXM/mF 5ZNA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=FGN4yf8v; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id e68-20020a636947000000b0053eef685a0csi2544857pgc.852.2023.06.01.03.36.13; Thu, 01 Jun 2023 03:36:27 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=FGN4yf8v; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S232505AbjFAKLs (ORCPT + 99 others); Thu, 1 Jun 2023 06:11:48 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:46948 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233143AbjFAKKy (ORCPT ); Thu, 1 Jun 2023 06:10:54 -0400 Received: from mail-wr1-x434.google.com (mail-wr1-x434.google.com [IPv6:2a00:1450:4864:20::434]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 522E610EB for ; Thu, 1 Jun 2023 03:10:07 -0700 (PDT) Received: by mail-wr1-x434.google.com with SMTP id ffacd0b85a97d-30aef0b8837so604257f8f.1 for ; Thu, 01 Jun 2023 03:10:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1685614206; x=1688206206; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=LWxp0A9f2AiWgsptaHzRYn+xtrjX1untDQt897ukbeo=; b=FGN4yf8vO6rSoOhK+YgxrkiSxKHiemjriGFwdAd5TDCNmbvGBa8ThMt9g8N/rpbRM3 YrVj3ZJNsI2Wcw/UJfWf3AGv8TaNde5ygEZbFXcheF24dNxYdzJEwOj7WJNKFfUbciwh vVuVIflfsW6q2+Qmi4xs2COiEhBKTjh/R2xXhsbmKjUe/kmgMmyrZbLqFIxg83uuDI19 m+2moSBbp4OcpcxxoSFvYvJVJpOw3tqz6BYB0hG/ne4ZS/gl+iXZg6gpY8a6CcYMZO9x 1rde4tRYQB8bXShIkX8ZWrnJj0lx0asR4MMPFGcTJI6lNhhRTAkREASr6mIuCgBsaAuE 5JDg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1685614206; x=1688206206; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=LWxp0A9f2AiWgsptaHzRYn+xtrjX1untDQt897ukbeo=; b=enfFBXBqoiQLrqdmtrLYIovnp9Qvgfo6g1k3jxaQSTu7ljTo6jGFGrveQVgnmjLOkq wm22vEjXfGoEk0ZuJKHVjBWCLgQnQUpqNWyIIKnf1mQVkF+GLRbwoGYBpNaPyIp/pZOI xApRKWx/QirRT8LkGTdzXSN46T/DVhDnB+sKjLnL2JyjpsfyQmao3cFzD8akKIaTDpGY TNmosAHRzc3dtBVSK2qP5Id8gTfrKqNMC33NBOSYccaYXAioeKU6zLkBEW0hdYpcLAVz QFfKt94MXab6BIZnOJGgGrhM5egmYZRNYOoAVOy0a5yHyIYXnP3DZf45TWqj7dsj4Wdx veew== X-Gm-Message-State: AC+VfDxS8Wr42mrzOJUiFWYpgZj6Ko1+X+/OODXXIElAqSjLrjU4CeZB 3Ia4FpgR9SCA7Ke1rvqoYlNcLQ== X-Received: by 2002:a5d:6ac6:0:b0:306:340c:4737 with SMTP id u6-20020a5d6ac6000000b00306340c4737mr1368606wrw.67.1685614205707; Thu, 01 Jun 2023 03:10:05 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:8261:5fff:fe11:bdda]) by smtp.gmail.com with ESMTPSA id u6-20020adfeb46000000b0030ae53550f5sm9683845wrn.51.2023.06.01.03.10.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 01 Jun 2023 03:10:05 -0700 (PDT) From: Neil Armstrong Date: Thu, 01 Jun 2023 12:09:49 +0200 Subject: [PATCH v2 3/3] arm64: dts: qcom: sm8550: add display port nodes MIME-Version: 1.0 Message-Id: <20230601-topic-sm8550-upstream-dp-v2-3-e8778109c757@linaro.org> References: <20230601-topic-sm8550-upstream-dp-v2-0-e8778109c757@linaro.org> In-Reply-To: <20230601-topic-sm8550-upstream-dp-v2-0-e8778109c757@linaro.org> To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , David Airlie , Daniel Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Andy Gross , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3472; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=OT9fRI9abb+RycwRAR3WBnAhUBfEPjR/71I2pAue+x4=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBkeG55GGM70ikTcpzNAy/RJEFi9T6jCl4yqxQItF7a MmdlIyKJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZHhueQAKCRB33NvayMhJ0WGgD/ 0XBJQ+tQcudmmAhj9u4vB2qN/i0fy4zbHTRGOEyfoD9LpsjVtC2o041JXqfXS5U1r6mmCA57owr+nc pj2Dusa51mO97Xg8Q+5J1sYkXhli7N9z7G4qFgGl4hvPs/SOpvf/6Uz0VdhC9YyATqRkRWDFJQwBjZ uV09oQ2VgdZPgHSDv5xEIpptEiFT/lpJPAvPzTZMvpW0Ix5Qu16AqwmUQR8qR/A/nczkUzyMI6aP+N vJK8+/7PxBgt2089IayEDCCstntgu7bS6XSVBaOiE5fCuaOevq2o5MnOpfEAjPLpPAVlfER1+JVXgH RjHAB39+3IDOghF3hL49d2v/QKztCdOvDBzkvhqeA6IZLrgL6GDWgyLz6EAj59kzPUV1k6PERgUEeY p4v4fUCeW0TYGXB6L4rNRjkbJrc2/cTU8ZYwhf93+N0/3s2ZdW/pVOVY0//C3DaJsk37MglvLh5497 /GG2hxuCRg9G/H/Ub4ri/ksY6+26Tb9r2wFWCacaxfBe7U3yAC4KYy/nR1P9+s6/dgoKh1+Z+itp6r yDGwTjRSUDaB3wGvsDJFOHo2yKAB3uF9ZjBTQBJii9lSZF6TdEJ+VIukmpf0iliUbmj1NMneDeGOB6 OEAD0Xo3C/IJwti8ES5bjkd9I1Wzjgsxq8UdQH37hP2DxaSm0DmGyxC0KrCQ== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1767496260509548855?= X-GMAIL-MSGID: =?utf-8?q?1767496260509548855?= Add the Display Port controller subnode to the MDSS node. Reviewed-by: Konrad Dybcio Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/qcom/sm8550.dtsi | 89 +++++++++++++++++++++++++++++++++++- 1 file changed, 87 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi index 972df1ef86ee..b41b3981b3ce 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -2495,6 +2495,13 @@ dpu_intf2_out: endpoint { remote-endpoint = <&mdss_dsi1_in>; }; }; + + port@2 { + reg = <2>; + dpu_intf0_out: endpoint { + remote-endpoint = <&mdss_dp0_in>; + }; + }; }; mdp_opp_table: opp-table { @@ -2522,6 +2529,84 @@ opp-514000000 { }; }; + mdss_dp0: displayport-controller@ae90000 { + compatible = "qcom,sm8550-dp", "qcom,sm8350-dp"; + reg = <0 0xae90000 0 0x200>, + <0 0xae90200 0 0x200>, + <0 0xae90400 0 0xc00>, + <0 0xae91000 0 0x400>, + <0 0xae91400 0 0x400>; + interrupt-parent = <&mdss>; + interrupts = <12>; + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + clock-names = "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel"; + + assigned-clocks = <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; + assigned-clock-parents = <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + phys = <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; + phy-names = "dp"; + + #sound-dai-cells = <0>; + + operating-points-v2 = <&dp_opp_table>; + power-domains = <&rpmhpd SM8550_MMCX>; + + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + mdss_dp0_in: endpoint { + remote-endpoint = <&dpu_intf0_out>; + }; + }; + + port@1 { + reg = <1>; + mdss_dp0_out: endpoint { + }; + }; + }; + + dp_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-162000000 { + opp-hz = /bits/ 64 <162000000>; + required-opps = <&rpmhpd_opp_low_svs_d1>; + }; + + opp-270000000 { + opp-hz = /bits/ 64 <270000000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-540000000 { + opp-hz = /bits/ 64 <540000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz = /bits/ 64 <810000000>; + required-opps = <&rpmhpd_opp_nom>; + }; + }; + }; + mdss_dsi0: dsi@ae94000 { compatible = "qcom,sm8550-dsi-ctrl", "qcom,mdss-dsi-ctrl"; reg = <0 0x0ae94000 0 0x400>; @@ -2705,8 +2790,8 @@ dispcc: clock-controller@af00000 { <&mdss_dsi0_phy 1>, <&mdss_dsi1_phy 0>, <&mdss_dsi1_phy 1>, - <0>, /* dp0 */ - <0>, + <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <0>, /* dp1 */ <0>, <0>, /* dp2 */