From patchwork Thu Jun 1 09:52:25 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Neil Armstrong X-Patchwork-Id: 101850 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp190511vqr; Thu, 1 Jun 2023 03:14:49 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ4y7O/VrA7s2/dFMbn2SEgahK+R6T0ocQKcv4YNAAoYAC6D+Me1ebfALZ7YrEufMviKlnp1 X-Received: by 2002:a05:6a20:1590:b0:110:a7da:b980 with SMTP id h16-20020a056a20159000b00110a7dab980mr10846060pzj.12.1685614489050; Thu, 01 Jun 2023 03:14:49 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685614489; cv=none; d=google.com; s=arc-20160816; b=ZJ3ttDaBhngH6AwSxTVkK+tGDrPDlludlIgIufj+HNk0rusalnRZkdEyGPIDztH3Rb DE6a+7OgPC9iTB/cqp0CWv9szAqXY2duHRcOWjEmPV0F48nKf0RdM3LzXrbzQHdt59Vs fcXyRDbWcFs96IiJTYoRnqksD0Ph2EquE3DCft9Fnw1tvd2OrruvnGsR2pOhd+/HfhZd LDT+VY801p6JxYtWxYoiZzgD37PAJkw82WG35Wv/IgkfIiEdI4XaHIy1mZmdkM7nVL2d BPrJ8aMhCXn92tRI1ljdmtpKB2St6sMJyT5qQFi65rP2MC6FjXq4fCoBrh8dkrpBPob2 E5NA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:cc:to:in-reply-to:references:message-id :content-transfer-encoding:mime-version:subject:date:from :dkim-signature; bh=f3x3X1a6G/OXzIQ0e/FqTCoMI/OSYIjl1tXgiqm7Ko4=; b=Ra2jeT+l8F1Db4gmazA8gijoBmd3txheTO0LpFQ9YkfChstW+FBS8Ai3Uohijt4o2U qICyupCo/RTeSzwgdpd3iENxQ7xMyKPyQ0oM7G02HJ5CGOOjdllY30BsFKaUYEah4zuQ PM0hiZno32Qh8ZAEoNCJPACslcejyxEojzWuPc11kIK6UEAE6XTrxeZcw5AlruOd9/KT siI5JkTvgK0MEQoDt9aT66lQ4gUa9o/UAD97xAy7zH2GX+SWFCd275BNnIokEnP0c1v+ 4rTs3CsmJlQtKXCS0B/cq5v9qs8wpywI7cqvhsUgwBCYOaqY82y3T8g5eg0j//zZz/7c /HCQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rhHBsl4a; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id 201-20020a6301d2000000b0053b86623b4esi2584799pgb.83.2023.06.01.03.14.37; Thu, 01 Jun 2023 03:14:49 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rhHBsl4a; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S233112AbjFAJxR (ORCPT + 99 others); Thu, 1 Jun 2023 05:53:17 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35988 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S233095AbjFAJwj (ORCPT ); Thu, 1 Jun 2023 05:52:39 -0400 Received: from mail-wr1-x42f.google.com (mail-wr1-x42f.google.com [IPv6:2a00:1450:4864:20::42f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0CE3B1BE for ; Thu, 1 Jun 2023 02:52:31 -0700 (PDT) Received: by mail-wr1-x42f.google.com with SMTP id ffacd0b85a97d-30ae4ec1ac7so595710f8f.2 for ; Thu, 01 Jun 2023 02:52:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1685613150; x=1688205150; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=f3x3X1a6G/OXzIQ0e/FqTCoMI/OSYIjl1tXgiqm7Ko4=; b=rhHBsl4aHuNPRZ0hMiQGwtISYhhMW8fTHTkDjOzw3xYr3alyt9MdZisj0AKjTnvo0T +dfg3yY1HTUp+9hbHtQcb+Cdw47O/Gf6AJg4JiokGTAHAy4jTfwhOOGOf8kCbvAQrPPi OYTehTkem4FJDcct+RdeS9+/DoK0id6lQQBiOcRKb5gXjPWgT/vwAlB9LwEM8Q5lBwI4 8L3wUONjMq5Cy9g8CixtjAyu/4jxDDdAr0XzH2jKruRsUjdEfeAfFpLRSvlhUBREt18Y +B2ZvV52avxweS6YpbsoUK+VtPrMQlYN/4CnfxE8oh5EsUR4jcAMu3m+Zn8P9Yw6mmKg RfoQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20221208; t=1685613150; x=1688205150; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=f3x3X1a6G/OXzIQ0e/FqTCoMI/OSYIjl1tXgiqm7Ko4=; b=L16WtCZipoUJ8OhwZ4Y1iDP+ZV8VFCiI0tF65VcyYreLWt2MuPAnIVGjmpyg8xdJlg QE5iNji4TyeCXNMBBPe9EujGnIVZ6qlaeHyjFswStjt2hH0jLq65DIC8aX/BAHaeEk+p Og6px21nAHZTlAaIVFcz9QsvvlJ2ayJKvbt6xM9qk1yCQqVQXQCX/TkW19+p95MIn5vq f8oPfY1n5iznq0Io6hBOLXsl8OeqtQy/2yazZwBInihXq/jSd256A6CBXw9FabkffagH cYYBJg2+k86Jr2ESD5TCFl9DMr/CESZN91kCBOtnnUOl3fE3kGUFCzlmrpU0OIpA2LMV hJHg== X-Gm-Message-State: AC+VfDw4T3F0ahLyfc51V/wEWDU7WxE/P5ZKOUja9he7LZvVJI7gKpeZ +xioxMAFaZSxheuSIaekqLZwbQ== X-Received: by 2002:adf:f889:0:b0:30a:8995:1dc3 with SMTP id u9-20020adff889000000b0030a89951dc3mr1557912wrp.55.1685613149941; Thu, 01 Jun 2023 02:52:29 -0700 (PDT) Received: from arrakeen.starnux.net ([2a01:e0a:982:cbb0:52eb:f6ff:feb3:451a]) by smtp.gmail.com with ESMTPSA id z9-20020a5d4409000000b0030af05fce4dsm9746150wrq.77.2023.06.01.02.52.29 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 01 Jun 2023 02:52:29 -0700 (PDT) From: Neil Armstrong Date: Thu, 01 Jun 2023 11:52:25 +0200 Subject: [PATCH 2/2] arm64: dts: qcom: sm8550: add display port nodes MIME-Version: 1.0 Message-Id: <20230601-topic-sm8550-upstream-dp-v1-2-29efe2689553@linaro.org> References: <20230601-topic-sm8550-upstream-dp-v1-0-29efe2689553@linaro.org> In-Reply-To: <20230601-topic-sm8550-upstream-dp-v1-0-29efe2689553@linaro.org> To: Rob Clark , Abhinav Kumar , Dmitry Baryshkov , Sean Paul , Marijn Suijten , David Airlie , Daniel Vetter , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Kuogee Hsieh , Andy Gross , Bjorn Andersson , Konrad Dybcio Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Neil Armstrong X-Mailer: b4 0.12.2 X-Developer-Signature: v=1; a=openpgp-sha256; l=3408; i=neil.armstrong@linaro.org; h=from:subject:message-id; bh=cvd2h/OWSMxMDDXBFiERp/JEl76MczzHyDyFFv+rQt0=; b=owEBbQKS/ZANAwAKAXfc29rIyEnRAcsmYgBkeGpaZtWnWx1bo0rdtB7RwCFqrWYDLPW8gPo5NL4Y OvsL3MGJAjMEAAEKAB0WIQQ9U8YmyFYF/h30LIt33NvayMhJ0QUCZHhqWgAKCRB33NvayMhJ0e69D/ 9iYcEacMHsbMOoEAi+SVu6RR4UmqrZ6kI78xsolG7sfpwsvnsnumEKCKeLjdBN8JWD5lRuiFusrIcE P7mlIYtlKX1WiX4PUeALfqVdqnzWXKJ+oMhxsDbMFS+lDEEmFUB+yGLghdnwv6ZV6aFPyFpYmH0GFn Py3+ZZf5fJJ2i3PmIFqK8nFnMRG/hwCWtYW1gk3FqKboov7vahJMCXq69sFi0WrC1giJsr7nmsVN3G Ap8r0CfjqLBh5GL6h+eKXGVaT2MPTCg093zweykIS87lBEPP1RBlbOZAW+6UMNGhUbHWtILxLOPmsV 2iYIpvA8rSjEieVH0fIN2P1Hp2s4hWRIOVq2oCz4GnI4tNC54j+Kq5S45p3QjcnnPnjXRMU+B6WJQn FlFai94wxI/QZ3qNXPTOeSn5hXyFeppxsMRFp1vK6CivgBYypRUiB3T0wkhX2FKY6hZiV96MGTZUFf ghCnFBIAVzfQHJvITFmuwamTEzpfh/vs4JY6dFVCGwM4UMq8sYTJreJcZGkQhWBAMuFKw8Hb/kGj8W IEqpNxKd3++q9nODh1irCIZtmtFFkZQKfWtHgMf2btUe51jmUP2LronKP/+OjY6h1OWUX1uhSdjdRT i4vRb8qPW/OMwJjoRVQQI2IJZ7DX72khRrbx0lGah8ABYMUhwDX8qyzeiJ4g== X-Developer-Key: i=neil.armstrong@linaro.org; a=openpgp; fpr=89EC3D058446217450F22848169AB7B1A4CFF8AE X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_NONE, SPF_HELO_NONE,SPF_PASS,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1767494648879501794?= X-GMAIL-MSGID: =?utf-8?q?1767494898403822753?= Add the Display Port controller subnode to the MDSS node. Signed-off-by: Neil Armstrong --- arch/arm64/boot/dts/qcom/sm8550.dtsi | 89 +++++++++++++++++++++++++++++++++++- 1 file changed, 87 insertions(+), 2 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8550.dtsi b/arch/arm64/boot/dts/qcom/sm8550.dtsi index 75cd374943eb..73524afc2e3a 100644 --- a/arch/arm64/boot/dts/qcom/sm8550.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8550.dtsi @@ -2495,6 +2495,13 @@ dpu_intf2_out: endpoint { remote-endpoint = <&mdss_dsi1_in>; }; }; + + port@2 { + reg = <2>; + dpu_intf0_out: endpoint { + remote-endpoint = <&mdss_dp0_in>; + }; + }; }; mdp_opp_table: opp-table { @@ -2522,6 +2529,84 @@ opp-514000000 { }; }; + mdss_dp0: displayport-controller@ae90000 { + compatible = "qcom,sm8550-dp", "qcom,sm8350-dp"; + reg = <0 0xae90000 0 0x200>, + <0 0xae90200 0 0x200>, + <0 0xae90400 0 0xc00>, + <0 0xae91000 0 0x400>, + <0 0xae91400 0 0x400>; + interrupt-parent = <&mdss>; + interrupts = <12>; + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_AUX_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_LINK_INTF_CLK>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK>; + clock-names = "core_iface", + "core_aux", + "ctrl_link", + "ctrl_link_iface", + "stream_pixel"; + + assigned-clocks = <&dispcc DISP_CC_MDSS_DPTX0_LINK_CLK_SRC>, + <&dispcc DISP_CC_MDSS_DPTX0_PIXEL0_CLK_SRC>; + assigned-clock-parents = <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>; + + phys = <&usb_dp_qmpphy QMP_USB43DP_DP_PHY>; + phy-names = "dp"; + + #sound-dai-cells = <0>; + + operating-points-v2 = <&dp_opp_table>; + power-domains = <&rpmhpd SM8550_CX>; + + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + mdss_dp0_in: endpoint { + remote-endpoint = <&dpu_intf0_out>; + }; + }; + + port@1 { + reg = <1>; + mdss_dp0_out: endpoint { + }; + }; + }; + + dp_opp_table: opp-table { + compatible = "operating-points-v2"; + + opp-162000000 { + opp-hz = /bits/ 64 <162000000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-270000000 { + opp-hz = /bits/ 64 <270000000>; + required-opps = <&rpmhpd_opp_svs>; + }; + + opp-540000000 { + opp-hz = /bits/ 64 <540000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + + opp-810000000 { + opp-hz = /bits/ 64 <810000000>; + required-opps = <&rpmhpd_opp_nom>; + }; + }; + }; + mdss_dsi0: dsi@ae94000 { compatible = "qcom,sm8550-dsi-ctrl", "qcom,mdss-dsi-ctrl"; reg = <0 0x0ae94000 0 0x400>; @@ -2705,8 +2790,8 @@ dispcc: clock-controller@af00000 { <&mdss_dsi0_phy 1>, <&mdss_dsi1_phy 0>, <&mdss_dsi1_phy 1>, - <0>, /* dp0 */ - <0>, + <&usb_dp_qmpphy QMP_USB43DP_DP_LINK_CLK>, + <&usb_dp_qmpphy QMP_USB43DP_DP_VCO_DIV_CLK>, <0>, /* dp1 */ <0>, <0>, /* dp2 */