From patchwork Mon May 29 06:26:04 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 100117 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp1320135vqr; Sun, 28 May 2023 23:51:41 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ7gf695Mev6BFmApEoaptBCSP3IEpUlA5m6jtnodidW7CZog/is5QA6EcHpQyvXoD3j6WlP X-Received: by 2002:a05:6a21:9105:b0:104:ad71:f080 with SMTP id tn5-20020a056a21910500b00104ad71f080mr6850619pzb.34.1685343101476; Sun, 28 May 2023 23:51:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685343101; cv=none; d=google.com; s=arc-20160816; b=UdgLLWEI21zZrR2svrRck9HiMFV4aXhSNiTQ3pgyMhCS1ZSRXZeMmxcXRrL1rdDVHN pSI9QI+v28JNFZu0ZVvrZMrrSiW5fPq6fGSMmo2ktJz1re41rcpr+LofymCisKaBR/4/ youTo70JJnB+86hz6JqnpSeiC7ibc3/0euWw4U1Vo2cSPlx24RFyIXsDNa9Ga7UG4KJu 6NqqCOMuJtkLpstqR2ouSWn/cTgGK2wqh+lNKRNzJ+Js/0r1I7q5FZHU/ZkuUgqYvuY3 hyZgX3VgvkUdNq31HqhHJkAHuP/QBPKP6oHTq91DOM0zGUsqZsV3Cz3uUmxdWi1DJFY5 7xDw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=x7JjgebvEEbofQgvy+zrmPU9/4AFU3w0MPj4u7z+Qa0=; b=QEC42v6WPQTerEeBTrX5LtaGjBd1D1y945f8EJsllamq+oGeoB7Hl3B3Cw8e7a9xiT JcuT/hJPWKhMQ0s67d6CNPqT1IlSirv0gNyeYfge31JQ9ZxJoGfXbFo/Aq3uTOrSJcpk zI9yoB0QDCEfSlcHHIaX5W9w20QtpPJmqkLZzwKJRMFHCzmrZNCANBg5Zyc513LzOJUA vmf1acfpzZvSaA0XxhfgKoaiY8njDmPx/7F1lZxOftV11T6d01nj0PmxP1fyWuzy2Kev 5RJDQheqI1Af0naovE6T1ceb4X9QXv1DveJ/XaN+PIBej9umkRcSs9IQLsADlxRpMC3y OwNg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=2NmnZp6H; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id mm14-20020a17090b358e00b0023418ec51f8si11290775pjb.136.2023.05.28.23.51.29; Sun, 28 May 2023 23:51:41 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=2NmnZp6H; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231737AbjE2G2u (ORCPT + 99 others); Mon, 29 May 2023 02:28:50 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54836 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231682AbjE2G2i (ORCPT ); Mon, 29 May 2023 02:28:38 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.153.233]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 520911BC; Sun, 28 May 2023 23:28:08 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1685341689; x=1716877689; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=dh0EL4hNH/yV6+3G0mpHZLbVKP4ILEfFeFyXC+i3GrQ=; b=2NmnZp6HaVGmrA1AEITvTv7CHjLplUFnxV2vJ07Uz/CNJZt6bKSPZNMc QrBxFPndnvvnwko9++CuagztkyIwGIrcPdg67aozo5Ue2VPxSaTzxEwwb 6BJERPcCJsvZZEFW3gu7FoK7DNfb1OOGWoQajTTgpb5glPJaH9iORJ6s0 hfohjILa/pyL62kUlML4ENDpuFG/IeUHktcPtY1m59lx4AtXAMij/668H v2lg7H/l6kgvcZTG/1NSOqLsEjA0Y9iYsIdxG9W4BmBT16tRVYg+Rakw5 EdHg/sNLwr2O4JM0m+JvUqUGw2siqaOLgu+hjC8iVGAQnEU4PUMf+FZKy Q==; X-IronPort-AV: E=Sophos;i="6.00,200,1681196400"; d="scan'208";a="215861693" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa5.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 28 May 2023 23:26:44 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Sun, 28 May 2023 23:26:42 -0700 Received: from m18063-ThinkPad-T460p.mchp-main.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.21 via Frontend Transport; Sun, 28 May 2023 23:26:37 -0700 From: Claudiu Beznea To: , , , , , , , , CC: , , , , "Claudiu Beznea" Subject: [PATCH v2 4/4] dt-bindings: timer: atmel,at91rm9200-st: convert to yaml Date: Mon, 29 May 2023 09:26:04 +0300 Message-ID: <20230529062604.1498052-5-claudiu.beznea@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230529062604.1498052-1-claudiu.beznea@microchip.com> References: <20230529062604.1498052-1-claudiu.beznea@microchip.com> MIME-Version: 1.0 X-Spam-Status: No, score=-4.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1767210328063817710?= X-GMAIL-MSGID: =?utf-8?q?1767210328063817710?= Convert Microchip AT91 system timer to YAML. Signed-off-by: Claudiu Beznea Reviewed-by: Conor Dooley --- .../devicetree/bindings/arm/atmel-sysregs.txt | 9 --- .../bindings/timer/atmel,at91rm9200-st.yaml | 65 +++++++++++++++++++ 2 files changed, 65 insertions(+), 9 deletions(-) create mode 100644 Documentation/devicetree/bindings/timer/atmel,at91rm9200-st.yaml diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt index 54d3f586403e..68c0eacb01ac 100644 --- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt +++ b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt @@ -4,15 +4,6 @@ Chipid required properties: - compatible: Should be "atmel,sama5d2-chipid" or "microchip,sama7g5-chipid" - reg : Should contain registers location and length -System Timer (ST) required properties: -- compatible: Should be "atmel,at91rm9200-st", "syscon", "simple-mfd" -- reg: Should contain registers location and length -- interrupts: Should contain interrupt for the ST which is the IRQ line - shared across all System Controller members. -- clocks: phandle to input clock. -Its subnodes can be: -- watchdog: compatible should be "atmel,at91rm9200-wdt" - RAMC SDRAM/DDR Controller required properties: - compatible: Should be "atmel,at91rm9200-sdramc", "syscon" "atmel,at91sam9260-sdramc", diff --git a/Documentation/devicetree/bindings/timer/atmel,at91rm9200-st.yaml b/Documentation/devicetree/bindings/timer/atmel,at91rm9200-st.yaml new file mode 100644 index 000000000000..a75644e1a2fe --- /dev/null +++ b/Documentation/devicetree/bindings/timer/atmel,at91rm9200-st.yaml @@ -0,0 +1,65 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/timer/atmel,at91rm9200-st.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip AT91 System Timer (ST) + +maintainers: + - Nicolas Ferre + - Alexandre Belloni + - Claudiu Beznea + +description: + Microchip AT91 system timer integrates a period interval timer, a watchdog + timer and a real-time timer. + +properties: + compatible: + items: + - const: atmel,at91rm9200-st + - const: syscon + - const: simple-mfd + + reg: + maxItems: 1 + + interrupts: + description: + Contain interrupt for the ST which is the IRQ line shared across all + system controller members. + maxItems: 1 + + clocks: + maxItems: 1 + + watchdog: + $ref: ../watchdog/atmel,at91rm9200-wdt.yaml + description: + Child node describing watchdog. + +required: + - compatible + - reg + - interrupts + - clocks + +additionalProperties: false + +examples: + - | + #include + + st: timer@fffffd00 { + compatible = "atmel,at91rm9200-st", "syscon", "simple-mfd"; + reg = <0xfffffd00 0x100>; + interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; + clocks = <&slow_xtal>; + + watchdog { + compatible = "atmel,at91rm9200-wdt"; + }; + }; + +...