From patchwork Mon May 29 06:26:02 2023 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Claudiu Beznea X-Patchwork-Id: 100109 Return-Path: Delivered-To: ouuuleilei@gmail.com Received: by 2002:a59:994d:0:b0:3d9:f83d:47d9 with SMTP id k13csp1319425vqr; Sun, 28 May 2023 23:49:33 -0700 (PDT) X-Google-Smtp-Source: ACHHUZ5zyBnbjlfcvJuLzPEfNlTv005GLNjc7k9xnEfTvpXiwa0aaAFD9dYWRoyWFjT/PoTP2fBy X-Received: by 2002:a17:903:228e:b0:1b0:3df7:5992 with SMTP id b14-20020a170903228e00b001b03df75992mr3266665plh.32.1685342973118; Sun, 28 May 2023 23:49:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1685342973; cv=none; d=google.com; s=arc-20160816; b=izLlROgbmk96lwu77aAWjKJVXXJBrMfNC2hOW4FrEedjOeDi8OHStrvZgeBv5T5ini JfXkOU39eqBf9EDqeZEEMp27A0JzBYe0hjaWvtROm2DpaOmv0uFYjTjeJAevaYqKHNT+ lx4MIT9ySK9Lv1reEXYcVigfQQit5xymEQWm6mlHHfm3q6+D+7mWfj68kDqwI+ehTIOB BG7w12D2Gf7uPAWg0xdyaY0yrLZrcOYjvYyU5vYh2gWwFqogb1vmNz0OKea/+JluYWXP t+ykrTbG5YVOWe87nZAktuqWomCCGTWVfjQUWV0MMa3pPJgTrEhRkuoHLz5W8MbKf6Zw BUsQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=m1MEpHvd3jkqr3kGmOM6sFHRzj4qSVpXowBLYnBPt94=; b=SvPspJFBc0bOT7bqEOXvs97AdUKqBOxYXBx604mJ/aenDya5/F2RgaJXDFHfGuEequ cWCiITLY7wMiCfvn+JuHfcGVfphPKZhaDirwYD+EvTlMtxU4XjXaSbhYLiq8wJoKGNfM /a9UZ3yHz3CYoJ+iXv8GM5fobwdN3Kf7rFrE0N7uaEKVwMIusS3Z93SkEaTR/FxIeLfG POJScraEXSQkPekQi4Ca+Ca/TEt3LRqHIEUF+a4+IXSy8vVnDT26eNGbCYxOIPZnzaCH KFW42rCpvlQ6LyOvQz/vP3dq7OdHHrPm8K2k660fpjk2yAuVzPVpXuyiJLvWU3p8Mk/3 48vg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=U+3jvR9w; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: from out1.vger.email (out1.vger.email. [2620:137:e000::1:20]) by mx.google.com with ESMTP id k5-20020a6568c5000000b005348f8c06edsi3505880pgt.520.2023.05.28.23.49.18; Sun, 28 May 2023 23:49:33 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) client-ip=2620:137:e000::1:20; Authentication-Results: mx.google.com; dkim=pass header.i=@microchip.com header.s=mchp header.b=U+3jvR9w; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 2620:137:e000::1:20 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231728AbjE2G24 (ORCPT + 99 others); Mon, 29 May 2023 02:28:56 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:54668 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231735AbjE2G1q (ORCPT ); Mon, 29 May 2023 02:27:46 -0400 Received: from esa.microchip.iphmx.com (esa.microchip.iphmx.com [68.232.154.123]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1B21D120; Sun, 28 May 2023 23:27:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1685341637; x=1716877637; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=pZDeHAwx+WHaBXQtS6jEEcIeL2CywxswjLJT4bjmOYA=; b=U+3jvR9wdtPqf9oawf4bQvhu3aPokHAkklFH2rB23/FLZjfuYt7Z020A ZuzbFecwEtdkKqoPGjMqvwWS2iceyq4IvNaJI4G8qRG0lOnFHWdoyYhCX 9+Cb0UKVUawqMLot5o7mVihwa7sTbwhxD2GFgeKs+Mmf5ag3KEQby3uKc j+xMVwVZb2gwCqNz9QXYL5vkOCNBmDhUV1UCOWQofgr2YqIHVq5xOWXZ0 ++K5zOXdcfuogpJehVMQBtIyBYuAPbHPRcyZT4jRV//9+mnXzjSFmamL2 w4oMv1InB1Lt2NFNaudW+hYBYajKR9st8ZZT0WKWsN3XHmr9lBU3CgxOP g==; X-IronPort-AV: E=Sophos;i="6.00,200,1681196400"; d="scan'208";a="213501744" X-Amp-Result: SKIPPED(no attachment in message) Received: from unknown (HELO email.microchip.com) ([170.129.1.10]) by esa4.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 28 May 2023 23:26:33 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex01.mchp-main.com (10.10.85.143) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.2507.21; Sun, 28 May 2023 23:26:31 -0700 Received: from m18063-ThinkPad-T460p.mchp-main.com (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.2507.21 via Frontend Transport; Sun, 28 May 2023 23:26:27 -0700 From: Claudiu Beznea To: , , , , , , , , CC: , , , , "Claudiu Beznea" Subject: [PATCH v2 2/4] dt-bindings: timer: atmel,at91sam9260-pit: convert to yaml Date: Mon, 29 May 2023 09:26:02 +0300 Message-ID: <20230529062604.1498052-3-claudiu.beznea@microchip.com> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20230529062604.1498052-1-claudiu.beznea@microchip.com> References: <20230529062604.1498052-1-claudiu.beznea@microchip.com> MIME-Version: 1.0 X-Spam-Status: No, score=-4.6 required=5.0 tests=BAYES_00,DKIMWL_WL_HIGH, DKIM_SIGNED,DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,RCVD_IN_DNSWL_MED, SPF_HELO_PASS,SPF_NONE,T_SCC_BODY_TEXT_LINE autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on lindbergh.monkeyblade.net Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-getmail-retrieved-from-mailbox: =?utf-8?q?INBOX?= X-GMAIL-THRID: =?utf-8?q?1767210193283647957?= X-GMAIL-MSGID: =?utf-8?q?1767210193283647957?= Convert Microchip AT91 PIT bindings to YAML. Along with it clocks and clock-names bindings were added as the drivers needs it to ensure proper hardware functionality. Signed-off-by: Claudiu Beznea --- .../devicetree/bindings/arm/atmel-sysregs.txt | 12 --- .../bindings/timer/atmel,at91sam9260-pit.yaml | 96 +++++++++++++++++++ 2 files changed, 96 insertions(+), 12 deletions(-) create mode 100644 Documentation/devicetree/bindings/timer/atmel,at91sam9260-pit.yaml diff --git a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt index 67a66bf74895..54d3f586403e 100644 --- a/Documentation/devicetree/bindings/arm/atmel-sysregs.txt +++ b/Documentation/devicetree/bindings/arm/atmel-sysregs.txt @@ -4,18 +4,6 @@ Chipid required properties: - compatible: Should be "atmel,sama5d2-chipid" or "microchip,sama7g5-chipid" - reg : Should contain registers location and length -PIT Timer required properties: -- compatible: Should be "atmel,at91sam9260-pit" -- reg: Should contain registers location and length -- interrupts: Should contain interrupt for the PIT which is the IRQ line - shared across all System Controller members. - -PIT64B Timer required properties: -- compatible: Should be "microchip,sam9x60-pit64b" -- reg: Should contain registers location and length -- interrupts: Should contain interrupt for PIT64B timer -- clocks: Should contain the available clock sources for PIT64B timer. - System Timer (ST) required properties: - compatible: Should be "atmel,at91rm9200-st", "syscon", "simple-mfd" - reg: Should contain registers location and length diff --git a/Documentation/devicetree/bindings/timer/atmel,at91sam9260-pit.yaml b/Documentation/devicetree/bindings/timer/atmel,at91sam9260-pit.yaml new file mode 100644 index 000000000000..1cc7b7494e4b --- /dev/null +++ b/Documentation/devicetree/bindings/timer/atmel,at91sam9260-pit.yaml @@ -0,0 +1,96 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/timer/atmel,at91sam9260-pit.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Microchip AT91 Periodic Interval Timer (PIT) + +maintainers: + - Claudiu Beznea + +description: + Microchip AT91 periodic interval timer provides the operating system scheduler + interrupt. It is designed to offer maximum accuracy and efficient management, + even for systems with long response time. + +properties: + compatible: + enum: + - atmel,at91sam9260-pit + - microchip,sam9x60-pit64b + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + minItems: 1 + maxItems: 2 + +required: + - compatible + - reg + - interrupts + - clocks + +allOf: + - if: + properties: + compatible: + contains: + const: atmel,at91sam9260-pit + then: + properties: + interrupts: + description: + Contain interrupt for the PIT which is the IRQ line shared across all + System Controller members. + clocks: + maxItems: 1 + + else: + properties: + interrupts: + description: + PIT64B peripheral interrupt identifier. + clocks: + minItems: 2 + clock-names: + items: + - const: pclk + - const: gclk + required: + - clock-names + +unevaluatedProperties: false + +examples: + - | + /* AT91RM9200 */ + #include + #include + + pit: timer@fffffe40 { + compatible = "atmel,at91sam9260-pit"; + reg = <0xfffffe40 0x10>; + interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; + clocks = <&pmc PMC_TYPE_CORE PMC_MCK>; + }; + + - | + /* SAM9X60 */ + #include + #include + + pit64b: timer@f0028000 { + compatible = "microchip,sam9x60-pit64b"; + reg = <0xf0028000 0x100>; + interrupts = <37 IRQ_TYPE_LEVEL_HIGH 7>; + clocks = <&pmc PMC_TYPE_PERIPHERAL 37>, <&pmc PMC_TYPE_GCK 37>; + clock-names = "pclk", "gclk"; + }; + +...